D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
MC10H100
Quad 2−Input NOR Gate
With Strobe
Description
The MC10H100 is a quad NOR gate. Each gate has 3 inputs, two of
which are independent and one of which is tied common to all four
gates.
Features
http://onsemi.com
MARKING DIAGRAMS*
16
MC10H100L
AWLYYWW
1
•
Propagation Delay, 1.0 ns Typical
•
25 mW Typ/Gate (No Load)
•
Improved Noise Margin 150 mV (Over Operating Voltage and
Temperature Range)
•
Voltage Compensated
•
MECL 10K™ Compatible
•
Pb−Free Packages are Available*
CDIP−16
L SUFFIX
CASE 620
16
16
1
PDIP−16
P SUFFIX
CASE 648
1
MC10H100P
AWLYYWWG
10H100
ALYWG
SOEIAJ−16
CASE 966
A
WL, L
YY, Y
WW, W
G
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Pb−Free Package
(Note: Microdot may be in either location)
*For additional marking information, refer to
Application Note AND8002/D.
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 3 of this data sheet.
*For additional information on our Pb−Free strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
©
Semiconductor Components Industries, LLC, 2006
February, 2006
−
Rev. 7
1
Publication Order Number:
MC10H100/D
MC10H100
V
CC1
2
3
A
out
B
out
A
in
14
15
V
CC1
= Pin 1
V
CC2
= Pin 16
V
EE
= Pin 8
A
in
B
in
B
in
V
EE
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
CC2
D
out
C
out
D
in
D
in
C
in
C
in
Common
Input
(A, B, C, D)
4
5
6
7
9
10
11
12
13
2=4+5+9
Pin assignment is for Dual−in−Line Package.
Figure 1. Logic Diagram
Figure 2. Pin Assignment
Table 1. MAXIMUM RATINGS
Symbol
V
EE
V
I
I
out
T
A
T
stg
Characteristic
Power Supply (V
CC
= 0)
Input Voltage (V
CC
= 0)
Output Current
Operating Temperature Range
Storage Temperature Range
Plastic
Ceramic
Continuous
Surge
Rating
−8.0
to 0
0 to V
EE
50
100
0 to +75
−55
to +150
−55
to +165
Unit
Vdc
Vdc
mA
°C
°C
Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit
values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied,
damage may occur and reliability may be affected.
Table 2. ELECTRICAL CHARACTERISTICS
(V
EE
=
−5.2
V
±5%)
(Note 1)
0°
Symbol
I
E
I
inH
I
inL
V
OH
V
OL
V
IH
V
IL
Characteristic
Power Supply Current
Input Current High
Input Current Low
High Output Voltage
Low Output Voltage
High Input Voltage
Low Input Voltage
Pin 9
All Other Inputs
Min
−
−
−
0.5
−1.02
−1.95
−1.17
−1.95
Max
29
900
500
−
−0.84
−1.63
−0.84
−1.48
Min
−
−
−
0.5
−0.98
−1.95
−1.13
−1.95
25°
Max
26
560
310
−
−0.81
−1.63
−0.81
−1.48
Min
−
−
−
0.3
−0.92
−1.95
−1.07
−1.95
75°
Max
29
560
310
−
−0.735
−1.60
−0.735
−1.45
Unit
mA
mA
mA
Vdc
Vdc
Vdc
Vdc
1. Each MECL 10H™ series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been
established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 Ifpm is maintained.
Outputs are terminated through a 50
W
resistor to
−2.0
V.
http://onsemi.com
2
MC10H100
Table 3. AC CHARACTERISTICS
0°
Symbol
t
pd
t
r
t
f
Propagation Delay
Rise Time
Fall Time
Characteristic
Pin 9 Only
Exclude Pin 9
Min
0.65
0.4
0.5
0.5
Max
1.6
1.3
2.0
2.0
Min
0.7
0.45
0.5
0.5
25°
Max
1.7
1.35
2.1
2.1
Min
0.7
0.5
0.5
0.5
75°
Max
1.8
1.5
2.2
2.2
Unit
ns
ns
ns
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
ORDERING INFORMATION
Device
MC10H100M
MC10H100MG
MC10H100MEL
MC10H100MELG
MC10H100L
MC10H100P
MC10H100PG
Package
SOEIAJ−16
SOEIAJ−16
(Pb−Free)
SOEIAJ−16
SOEIAJ−16
(Pb−Free)
CDIP−16
PDIP−16
PDIP−16
(Pb−Free)
Shipping
†
50 Unit / Rail
50 Unit / Rail
2000 / Tape & Reel
2000 / Tape & Reel
25 Unit / Rail
25 Unit / Rail
25 Unit / Rail
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
http://onsemi.com
3
MC10H100
PACKAGE DIMENSIONS
SOEIAJ−16
CASE 966−01
ISSUE A
16
9
L
E
Q
1
E H
E
M
_
L
DETAIL P
1
8
Z
D
A
VIEW P
c
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS D AND E DO NOT INCLUDE MOLD
FLASH OR PROTRUSIONS AND ARE MEASURED
AT THE PARTING LINE. MOLD FLASH OR
PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006)
PER SIDE.
4. TERMINAL NUMBERS ARE SHOWN FOR
REFERENCE ONLY.
5. THE LEAD WIDTH DIMENSION (b) DOES NOT
INCLUDE DAMBAR PROTRUSION. ALLOWABLE
DAMBAR PROTRUSION SHALL BE 0.08 (0.003)
TOTAL IN EXCESS OF THE LEAD WIDTH
DIMENSION AT MAXIMUM MATERIAL CONDITION.
DAMBAR CANNOT BE LOCATED ON THE LOWER
RADIUS OR THE FOOT. MINIMUM SPACE
BETWEEN PROTRUSIONS AND ADJACENT LEAD
TO BE 0.46 ( 0.018).
DIM
A
A
1
b
c
D
E
e
H
E
L
L
E
M
Q
1
Z
MILLIMETERS
MIN
MAX
−−−
2.05
0.05
0.20
0.35
0.50
0.10
0.20
9.90
10.50
5.10
5.45
1.27 BSC
7.40
8.20
0.50
0.85
1.10
1.50
10
_
0
_
0.70
0.90
−−−
0.78
INCHES
MIN
MAX
−−−
0.081
0.002
0.008
0.014
0.020
0.007
0.011
0.390
0.413
0.201
0.215
0.050 BSC
0.291
0.323
0.020
0.033
0.043
0.059
10
_
0
_
0.028
0.035
−−−
0.031
e
b
0.13 (0.005)
M
A
1
0.10 (0.004)
−A−
16
9
CDIP−16
L SUFFIX
CERAMIC DIP PACKAGE
CASE 620−10
ISSUE T
NOTES:
1. DIMENSIONING AND TOLERANCING PER
ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L TO CENTER OF LEAD WHEN
FORMED PARALLEL.
4. DIMENSION F MAY NARROW TO 0.76 (0.030)
WHERE THE LEAD ENTERS THE CERAMIC
BODY.
DIM
A
B
C
D
E
F
G
H
K
L
M
N
INCHES
MIN
MAX
0.750
0.785
0.240
0.295
−−−
0.200
0.015
0.020
0.050 BSC
0.055
0.065
0.100 BSC
0.008
0.015
0.125
0.170
0.300 BSC
0
_
15
_
0.020
0.040
MILLIMETERS
MIN
MAX
19.05
19.93
6.10
7.49
−−−
5.08
0.39
0.50
1.27 BSC
1.40
1.65
2.54 BSC
0.21
0.38
3.18
4.31
7.62 BSC
0
_
15
_
0.51
1.01
−B−
1
8
C
L
−T−
SEATING
PLANE
N
E
F
D
G
16 PL
K
M
J
16 PL
0.25 (0.010)
M
M
T B
S
0.25 (0.010)
T A
S
http://onsemi.com
4
电子竞赛
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
