fax id: 3404
CY7C63411/12/13
CY7C63511/12/13
CY7C63411/12/13
CY7C63511/12/13 Low-Speed,
High I/O, 1.5 Mbps
USB Controller
Cypress Semiconductor Corporation
•
3901 North First Street
•
San Jose
• CA 95134 •
408-943-2600
February 1997− Revised January 7, 1998
CY7C63411/12/13
CY7C63511/12/13
TABLE OF CONTENTS
1.0 FEATURES ..................................................................................................................................... 5
2.0 FUNCTIONAL OVERVIEW ............................................................................................................. 6
3.0 PIN ASSIGNMENTS ....................................................................................................................... 8
4.0 PROGRAMMING MODEL ............................................................................................................... 8
4.1
4.2
4.3
4.4
4.5
4.6
14-bit Program Counter (PC) ........................................................................................................... 8
8-bit Accumulator (A) ....................................................................................................................... 8
8-bit Index Register (X) .................................................................................................................... 8
8-bit Program Stack Pointer (PSP) .................................................................................................. 8
8-bit Data Stack Pointer (DSP) ........................................................................................................ 9
Address Modes ................................................................................................................................ 9
4.6.1 Data ........................................................................................................................................................ 9
4.6.2 Direct ...................................................................................................................................................... 9
4.6.3 Indexed ................................................................................................................................................... 9
5.0 INSTRUCTION SET SUMMARY ................................................................................................... 10
6.0 MEMORY ORGANIZATION .......................................................................................................... 11
6.1 Program Memory Organization ...................................................................................................... 11
6.2 Data Memory Organization ............................................................................................................ 12
6.3 I/O Register Summary ................................................................................................................... 13
7.0 CLOCKING ....................................................................................................................................14
8.0 RESET ...........................................................................................................................................14
8.1 Power-On Reset (POR) ................................................................................................................. 14
8.2 Watch Dog Reset (WDR) ............................................................................................................... 15
9.0 GENERAL PURPOSE I/O PORTS ............................................................................................... 15
9.1 GPIO Interrupt Enable Ports .......................................................................................................... 16
9.2 GPIO Configuration Port ................................................................................................................ 16
10.0 DAC PORT ..................................................................................................................................17
10.1 DAC Port Interrupts ..................................................................................................................... 18
10.2 DAC Isink Registers ..................................................................................................................... 18
11.0 USB SERIAL INTERFACE ENGINE (SIE) ................................................................................. 18
11.1 USB Enumeration ........................................................................................................................ 19
11.2 PS/2 Operation ............................................................................................................................ 19
11.3 USB Port Status and Control ....................................................................................................... 19
12.0 USB DEVICE ............................................................................................................................... 20
12.1 USB Ports .................................................................................................................................... 20
12.2 Device Endpoints (3) ................................................................................................................... 20
13.0 12-BIT FREE-RUNNING TIMER ................................................................................................. 21
13.1 Timer (LSB) ................................................................................................................................. 21
13.2 Timer (MSB) ................................................................................................................................ 21
14.0 PROCESSOR STATUS AND CONTROL REGISTER ...............................................................22
2
CY7C63411/12/13
CY7C63511/12/13
TABLE OF CONTENTS
(continued)
15.0 INTERRUPTS .............................................................................................................................. 22
15.1 Interrupt Vectors .......................................................................................................................... 23
15.2 Interrupt Latency .......................................................................................................................... 23
15.2.1
15.2.2
15.2.3
15.2.4
15.2.5
USB Bus Reset Interrupt .................................................................................................................... 23
Timer Interrupt .................................................................................................................................... 24
USB Endpoint Interrupts ..................................................................................................................... 24
DAC Interrupt ...................................................................................................................................... 24
GPIO Interrupt .................................................................................................................................... 24
16.0 TRUTH TABLES ......................................................................................................................... 24
17.0 ABSOLUTE MAXIMUM RATINGS ............................................................................................. 27
18.0 DC CHARACTERISTICS ............................................................................................................ 28
19.0 SWITCHING CHARACTERISTICS ............................................................................................. 29
20.0 ORDERING INFORMATION ....................................................................................................... 31
21.0 PACKAGE DIAGRAMS .............................................................................................................. 32
3
CY7C63411/12/13
CY7C63511/12/13
LIST OF FIGURES
Figure 6-1. Program Memory Space with Interrupt Vector Table ......................................................... 11
Figure 7-1. Clock Oscillator On-chip Circuit .......................................................................................... 14
Figure 8-1. Watch Dog Reset (WDR) ................................................................................................... 15
Figure 9-1. Block Diagram of a GPIO Line ........................................................................................... 15
Figure 9-2. Port 0 Data 0x00h (read/write) ........................................................................................... 16
Figure 9-3. Port 1 Data 0x01h (read/write) ........................................................................................... 16
Figure 9-4. Port 2 Data 0x02h (read/write) ........................................................................................... 16
Figure 9-5. Port 3 Data 0x03h (read/write) ........................................................................................... 16
Figure 9-6. Port 0 Interrupt Enable 0x04h (write only) .......................................................................... 16
Figure 9-7. Port 1 Interrupt Enable 0x05h (write only) .......................................................................... 16
Figure 9-8. Port 2 Interrupt Enable 0x06h (write only) .......................................................................... 16
Figure 9-9. Port 3 Interrupt Enable 0x07h (write only) .......................................................................... 16
Figure 9-10. GPIO Configuration Register 0x08h (write only) .............................................................. 17
Figure 10-1. Block Diagram of DAC Port .............................................................................................. 17
Figure 10-2. DAC Port Data 0x30h (read/write) .................................................................................... 18
Figure 10-3. DAC Port Interrupt Enable 0x31h (write only) .................................................................. 18
Figure 10-4. DAC Port Interrupt Polarity 0x32h (write only) ................................................................. 18
Figure 10-5. DAC Port Isink 0x38h to 0x3Fh (write only) ..................................................................... 18
Figure 11-1. USB Status and Control Register 0x1Fh .......................................................................... 19
Figure 12-1. USB Device Address Register 0x10h (read/write) ........................................................... 20
Figure 12-2. USB Device EPA0 Mode Register 0x12h (read/write) ..................................................... 20
Figure 12-3. USB Device Endpoint Mode Registers 0x14h, 0x16h (read/write) ................................... 20
Figure 12-4. USB Device Counter Registers 0x11h, 0x13h, 0x15h (read/write) .................................. 21
Figure 13-1. Timer Register 0x24h (read only) ..................................................................................... 21
Figure 13-2. Timer Register 0x25h (read only) ..................................................................................... 21
Figure 13-3. Timer Block Diagram ........................................................................................................ 21
Figure 14-1. Processor Status and Control Register 0xFFh ................................................................. 22
Figure 15-1. Global Interrupt Enable Register 0x20h (read/write) ........................................................ 22
Figure 15-2. USB End Point Interrupt Enable Register 0x21h (read/write) .......................................... 23
Figure 19-1. Clock Timing ..................................................................................................................... 29
Figure 19-2. USB Data Signal Timing ................................................................................................... 30
Figure 19-3. Receiver Jitter Tolerance ................................................................................................. 30
Figure 19-4. Differential to EOP Transition Skew and EOP Width ....................................................... 30
Figure 19-5. Differential Data Jitter ....................................................................................................... 31
LIST OF TABLES
Table 6-1. I/O Register Summary ........................................................................................................ 13
Table 15-1. Interrupt Vector Assignments ........................................................................................... 23
Table 16-1. USB Register Mode Encoding .......................................................................................... 24
Table 16-2. Decode table forTable
16-3:
“Details of Modes for Differing Traffic Conditions” .............. 25
Table 16-3. Details of Modes for Differing Traffic Conditions .............................................................. 26
4
CY7C63411/12/13
CY7C63511/12/13
1.0
Features
• Low-cost solution for low-speed applications with high I/O requirements such as keyboards, keyboards with integrated
pointing device, gamepads, and many others.
• USB Specification Compliance
— Conforms to USB Specification, Version 1.0
— Conforms to USB HID Specification, Version 1.0
— Supports 1 device address and 3 data endpoints
— Integrated USB transceiver
• 8-bit RISC microcontroller
— Harvard architecture
— 6 MHz external ceramic resonator
— 12 MHz internal CPU clock
• Internal memory
— 256 bytes of RAM
— 4 Kbytes of EPROM (CY7C63411, CY7C63511)
— 6 Kbytes of EPROM (CY7C63412, CY7C63512)
— 8 Kbytes of EPROM (CY7C63413, CY7C63513)
• Interface can auto-configure to operate as PS2 or USB
• I/O port
— 24 General Purpose I/O (GPIO) pins (Port 0 to 2) capable of sinking 7 mA per pin (typical)
— Eight GPIO pins (Port 3) capable of sinking 12 mA per pin (typical) which can drive LEDs
— Higher current drive is available by connecting multiple GPIO pins together to drive an common output
— Each GPIO port can be configured as inputs with internal pull-ups or open drain outputs or traditional CMOS outputs
— The CY7C63511/12/1 has an additional eight I/O pins on a DAC port which has programmable current sink outputs
•
•
•
•
•
•
•
•
•
•
•
— Maskable interrupts on all I/O pins
12-bit free-running timer with one microsecond clock ticks
Watchdog timer (WDT)
Internal power-on reset (POR)
Improved output drivers to reduce EMI
Operating voltage from 4.0V to 5.5VDC
Operating temperature from 0 to 70 degrees Celsius
CY7C63411/12/13 available in 40-pin PDIP, 48-pin SSOP for production
CY7C63411/12/13 available in 40-pin Windowed CerDIP, 48-pin Windowed SideBraze for program development
CY7C63511/12/13 available in 48-pin SSOP packages for production
CY7C63511/12/13 available in 48-pin Windowed SideBraze for program development
Industry standard programmer support
5