电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

LVMDM-20G

产品描述Active Delay Line, 1-Func, 5-Tap, True Output, CMOS, PDSO8, LOW PROFILE, SMD-8
产品类别逻辑    逻辑   
文件大小34KB,共1页
制造商Rhombus Industries, Inc.
官网地址http://www.rhombus-ind.com/
下载文档 详细参数 全文预览

LVMDM-20G概述

Active Delay Line, 1-Func, 5-Tap, True Output, CMOS, PDSO8, LOW PROFILE, SMD-8

LVMDM-20G规格参数

参数名称属性值
厂商名称Rhombus Industries, Inc.
零件包装代码SOIC
包装说明LOW PROFILE, SMD-8
针数8
Reach Compliance Codeunknown
系列LVC/LCX/Z
JESD-30 代码R-PDSO-G8
逻辑集成电路类型ACTIVE DELAY LINE
功能数量1
抽头/阶步数5
端子数量8
最高工作温度85 °C
最低工作温度-40 °C
输出极性TRUE
封装主体材料PLASTIC/EPOXY
封装代码SOP
封装形状RECTANGULAR
封装形式SMALL OUTLINE
可编程延迟线NO
认证状态Not Qualified
座面最大高度6.35 mm
最大供电电压 (Vsup)3.6 V
最小供电电压 (Vsup)3 V
标称供电电压 (Vsup)3.3 V
表面贴装YES
技术CMOS
温度等级INDUSTRIAL
端子形式GULL WING
端子节距2.54 mm
端子位置DUAL
总延迟标称(td)20 ns
Base Number Matches1

文档预览

下载PDF文档
LVMDM
Series
LVC Low Voltage Logic
Buffered 5-Tap Delay Modules
Low Profile 8-Pin Package
Two Surface Mount Versions
Low Voltage CMOS 74LVC
Logic Buffered
5 Equal Delay Taps
Operating Temp. -40
O
C to +85
O
C
LVMDM
8-Pin Schematic
Vcc
8
Tap1 Tap3 Tap5
7
6
5
Inputs accept voltages up to 5.5 V
74LVC type input can be driven from either 3.3V or 5V
devices. This allows delay module to serve as a
translator in a mixed 3.3V / 5V system environment.
1
IN
2
3
4
GND
Tap2 Tap4
Electrical Specifications at 25
O
C
LVC 5 Tap
Tap 1
Tap 2
Tap 3
Tap 4
Tap 5
Tap-to-Tap
( ns )
( ns )
( ns )
( ns )
( ns )
(ns)
8 Pin P/N
LVMDM-7
3.0 ± 1.0
4.0 ± 1.0
5.0 ± 1.0
6.0 ± 1.0
7 ± 1.0
1.0 ± 0.4
LVMDM-9
3.0 ± 1.0
4.5 ± 1.0
6.0 ± 1.0
7.5 ± 1.0
9 ± 1.0
1.5 ± 0.5
LVMDM-11
3.0 ± 1.0
5.0 ± 1.0
7.0 ± 1.0
9.0 ± 1.0
11 ± 1.5
2.0 ± 0.6
LVMDM-13
3.0 ± 1.0
5.5 ± 1.0
8.0 ± 1.0
10.5 ± 1.0
13 ± 1.5
2.5 ± 0.8
LVMDM-15
3.0 ± 1.0
6.0 ± 1.0
9.0 ± 1.0
12.0 ± 1.5
15 ± 1.5
3.0 ± 1.0
LVMDM-20
4.0 ± 1.0
8.0 ± 1.2
12.0 ± 1.5
16.0 ± 1.5
20 ± 2.0
4.0 ± 1.0
LVMDM-25
5.0 ± 1.0
10.0 ± 1.5
15.0 ± 1.5
20.0 ± 2.0
25 ± 2.0
5.0 ± 1.5
LVMDM-30
6.0 ± 1.0
12.0 ± 1.5
18.0 ± 1.5
24.0 ± 2.0
30 ± 2.0
6.0 ± 1.5
LVMDM-35
7.0 ± 1.0
14.0 ± 1.5
21.0 ± 2.0
28.0 ± 2.0
35 ± 2.0
7.0 ± 1.8
LVMDM-40
8.0 ± 1.0
16.0 ± 1.5
24.0 ± 2.0
32.0 ± 2.0
40 ± 2.0
8.0 ± 2.0
LVMDM-45
9.0 ± 1.0
18.0 ± 1.5
27.0 ± 2.0
36.0 ± 2.0
45 ± 2.25
9.0 ± 2.0
LVMDM-50
10.0 ± 1.5
20.0 ± 2.0
30.0 ± 2.0
40.0 ± 2.0
50 ± 2.5
10 ± 2.0
LVMDM-60
12.0 ± 1.5
24.0 ± 2.0
36.0 ± 2.0
48.0 ± 2.4
60 ± 3.0
12 ± 2.0
LVMDM-75
15.0 ± 2.0
30.0 ± 2.0 45.0 ± 2.25 60.0 ± 3.0
75 ± 3.75
15 ± 2.5
LVMDM-80
16.0 ± 2.0
32.0 ± 2.0
48.0 ± 2.4
64.0 ± 3.2
80 ± 4.0
16 ± 2.5
LVMDM-100
20.0 ± 2.0
40.0 ± 2.0
60.0 ± 3.0
80.0 ± 2.0
100 ± 5.0
20 ± 3.0
** These part numbers do not have 5 equal taps. Tap-to-Tap Delays reference Tap 1.
TEST CONDITIONS
-- Low Voltage CMOS, LVC
V
CC
Supply Voltage ................................................ 3.30VDC
Input Pulse Voltage ................................................... 2.70V
Input Pulse Rise Time ....................................... 3.0 ns max.
Input Pulse Width / Period ........................... 1000 / 2000 ns
1. Measurements made at 25
O
C
2. Delay Times measured at 1.50V level of leading edge.
3. Rise Times measured from 0.75V to 2.40V.
4. 50pf probe and fixture load on output under test.
Dimensions in Inches (mm)
.505
(12.83)
MAX.
.285
(7.24)
MAX.
.020
(0.51) .250
TYP. (6.35)
MAX.
.120
(3.05)
MIN.
.020 .050
(0.51) (1.27)
TYP. TYP.
.100
(2.54)
TYP.
DIP
DIP
.010
(0.25)
TYP.
.300
(7.62)
.365
(9.27)
MAX.
OPERATING SPECIFICATIONS
Supply Voltage, V
CC
.......................................... 3.3
±
0.3 VDC
Supply Current, I
CC
........................... 10 mA typ., 30 mA max.
Supply Current, I
CCL
: V
IN
= GND ......................... 22 mA max.
Supply Current, I
CCH
: V
IN
= V
CC
............................ 10
µA
max.
Input Voltage, V
I
..................................... 0 V min., 5.5 V max.
Logic “1” Input, V
IH
.................................................. 2.0 V min.
Logic “0” Input, V
IL
................................................. 0.8 V max.
Logic “1” Out, V
OH
: V
CC
= 3V & I
OH
= -24 mA ........... 2.0 V min.
Logic “0” Out, V
OL
: V
CC
= 3V & I
OL
= 24 mA ......... 0.55 V max.
Input Capacitance, C
I
............................................. 5 pF, typ.
Input Pulse Width, P
WI
............................... 40% of Delay min.
Operating Temperature Range ......................... -40
O
to +85
O
C
Storage Temperature Range ......................... -65
O
to +150
O
C
.505
(12.83)
MAX.
.285
(7.24)
MAX.
.250
(6.35)
MAX.
.015
(0.38)
TYP.
G-SMD
G-SMD
.030
(0.76)
TYP.
.430 (10.92)
.400 (10.16)
.285
(7.24)
MAX.
.008 R
(0.20)
.010
(0.25)
TYP.
.020 .050
(0.51) (1.27)
TYP. TYP.
.100
(2.54)
TYP.
P/N Description
LVMDM
-
XXX X
LVC Buffered 5 Tap Delay
Molded Package Series:
8-pin DIP:
LVMDM
Total Delay in nanoseconds (ns)
Lead Style: Blank = Thru-hole
G = “Gull Wing” SMD
J = “J” Bend SMD
Examples: LVMDM-25G = 25ns (5ns per tap) 74LVC, 8-Pin G-SMD
LVMDM-100 = 100ns (20ns per tap) 74LVC, 8-Pin DIP
Specifications subject to change without notice.
.505
(12.83)
MAX.
J-SMD
.265
(6.73)
MAX.
.030
(0.76)
TYP.
J-SMD
.285 (7.24)
.260 (6.60)
.330 (8.38)
MAX.
.020 R
(0.51)
.020 .050
(0.51) (1.27)
TYP. TYP.
.100
(2.54)
TYP.
For other values & Custom Designs, contact factory.
LVMDM 9901
Rhombus
Industries Inc.
15801 Chemical Lane, Huntington Beach, CA 92649-1595
Phone: (714) 898-0960
FAX: (714) 896-0971
www.rhombus-ind.com
email: sales@
rhombus-ind.com

推荐资源

热门文章更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2589  1109  2692  937  1427  53  23  55  19  29 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved