Datasheet> 器件分类 > 存储> 存储> IS61QDPB41M36A-400M3LI-TR

文档预览

IS61QDPB41M36A-400M3LI-TR: 产品描述Standard SRAM, 1MX36, 0.45ns, CMOS, PBGA165; 产品类别存储存储; 文件大小546KB，共35页; 制造商Integrated Silicon Solution ( ISSI ); 标准

下载文档详细参数全文预览

IS61QDPB41M36A-400M3LI-TR概述

Standard SRAM, 1MX36, 0.45ns, CMOS, PBGA165

IS61QDPB41M36A-400M3LI-TR规格参数

参数名称	属性值
是否Rohs认证	符合
厂商名称	Integrated Silicon Solution ( ISSI )
Reach Compliance Code	compliant
最长访问时间	0.45 ns
最大时钟频率 (fCLK)	400 MHz
I/O 类型	SEPARATE
JESD-30 代码	R-PBGA-B165
内存密度	37748736 bit
内存集成电路类型	STANDARD SRAM
内存宽度	36
端子数量	165
字数	1048576 words
字数代码	1000000
工作模式	SYNCHRONOUS
最高工作温度	85 °C
最低工作温度	-40 °C
组织	1MX36
输出特性	3-STATE
封装主体材料	PLASTIC/EPOXY
封装代码	BGA
封装等效代码	BGA165,11X15,40
封装形状	RECTANGULAR
封装形式	GRID ARRAY
并行/串行	PARALLEL
电源	1.5/1.8,1.8 V
认证状态	Not Qualified
最大待机电流	0.32 A
最小待机电流	1.7 V
最大压摆率	1 mA
表面贴装	YES
技术	CMOS
温度等级	INDUSTRIAL
端子形式	BALL
端子节距	1 mm
端子位置	BOTTOM
Base Number Matches	1

文档预览

下载PDF文档

全文
预览

IS61QDPB42M18A/A1/A2

IS61QDPB41M36A/A1/A2

2Mx18, 1Mx36

36Mb QUAD-P (Burst 4) SYNCHRONOUS SRAM

(2.5 Cycle Read Latency)

FEATURES



1Mx36 and 2Mx18 configuration available.

On-chip delay-locked loop (DLL) for wide data valid

window.

Separate read and write ports with concurrent read

and write operations.

Synchronous pipeline read with late write operation.

Double data rate (DDR) interface for read and write

input ports.

2.5 cycle read latency.

Fixed 4-bit burst for read and write operations.

Clock stop support.

Two input clocks (K and K#) for address and control

registering at rising edges only.

Two echo clocks (CQ and CQ#) that are delivered

simultaneously with data.

Data Valid Pin (QVLD).

+1.8V core power supply and 1.5, 1.8V VDDQ, used

with 0.75, 0.9V VREF.

HSTL input and output levels.

Registered addresses, write and read controls, byte

writes, data in, and data outputs.

Full data coherency.

Boundary scan using limited set of JTAG 1149.1

functions.

Byte write capability.

Fine ball grid array (FBGA) package:

13mmx15mm and 15mmx17mm body size

165-ball (11 x 15) array

Programmable impedance output drivers via 5x

user-supplied precision resistor.

ODT(On-Die Termination) feature is supported

optionally on Input clocks, Data input, and Control

signals.

ADVANCED INFORMATION

AUGUST 2011

DESCRIPTION

The 36Mb IS61QDPB41M36A/A1/A2 and

IS61QDPB42M18A/A1/A2 are synchronous, high-

performance CMOS static random access memory (SRAM)

devices. These SRAMs have separate I/Os, eliminating the

need for high-speed bus turnaround. The rising edge of K

clock initiates the read/write operation, and all internal

operations are self-timed. Refer to the

Timing Reference

Diagram for Truth Table

for a description of the basic

operations of these QUAD-P (Burst of 4) SRAMs. Read and

write addresses are registered on alternating rising edges of

the K clock. Reads and writes are performed in double data

rate.

The following are registered internally on the rising edge of

the K clock:



Read/write address



Read enable



Write enable



Byte writes for burst addresses 1 and 3



Data-in for burst addresses 1 and 3

The following are registered on the rising edge of the K#

clock:



Byte writes for burst addresses 2 and 4



Data-in for burst addresses 2 and 4

Byte writes can change with the corresponding data-in to

enable or disable writes on a per-byte basis. An internal write

buffer enables the data-ins to be registered one cycle after

the write address. The first data-in burst is clocked one cycle

later than the write command signal, and the second burst is

timed to the following rising edge of the K# clock. Two full

clock cycles are required to complete a write operation.

During the burst read operation, the data-outs from the first

and third bursts are updated from output registers of the third

and fourth rising edges of the K# clock (starting 2.5 cycles

later after read command). The data-outs from the second

and fourth bursts are updated with the fourth and fifth rising

edges of the K clock where the read command receives at

the first rising edge of K. Two full clock cycles are required to

complete a read operation.

The device is operated with a single +1.8V power supply

and is compatible with HSTL I/O interfaces.



without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to

obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can

reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such

applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances

Integrated Silicon Solution, Inc.- www.issi.com

Rev. 00A

5/12/2010

IS61QDPB42M18A/A1/A2

IS61QDPB41M36A/A1/A2

Ball Description

Symbol

K, K#

Type

Input

Description

Input clock: This input clock pair registers address and control inputs on the rising edge of K, and

registers data on the rising edge of K and the rising edge of K#. K# is ideally 180 degrees out of

phase with K. All synchronous inputs must meet setup and hold times around the clock rising edges.

These balls cannot remain VREF level.

Synchronous echo clock outputs: The edges of these outputs are tightly matched to the synchronous

data outputs and can be used as a data valid indication. These signals run freely and do not stop

when Q tri-states.

DLL disable and reset input : when low, this input causes the DLL to be bypassed and reset the

previous DLL information. When high, DLL will start operating and lock the frequency after tCK lock

time. The device behaves in 1.0 read latency mode when the DLL is turned off. In this mode, the

device can be operated at a frequency of up to 167 MHz.

Valid output indicator: The Q Valid indicates valid output data. QVLD is edge aligned with CQ and

CQ#.

Synchronous address inputs: These inputs are registered and must meet the setup and hold times

around the rising edge of K. These inputs are ignored when device is deselected.

Synchronous data inputs: Input data must meet setup and hold times around the rising edges of K

and K# during WRITE operations. See BALL CONFIGURATION figures for ball site location of

individual signals.

The x18 device uses D0~D17. D18~D35 should be treated as NC pin.

The x36 device uses D0~D35.

Synchronous data outputs: Output data is synchronized to the respective C and C#, or to the

respective K and K# if C and /C are tied to high. This bus operates in response to R# commands.

See BALL CONFIGURATION figures for ball site location of individual signals.

The x18 device uses Q0~Q17. Q18~Q35 should be treated as NC pin.

The x36 device uses Q0~Q35.

Synchronous write: When low, this input causes the address inputs to be registered and a WRITE

cycle to be initiated. This input must meet setup and hold times around the rising edge of K.

Synchronous read: When low, this input causes the address inputs to be registered and a READ

cycle to be initiated. This input must meet setup and hold times around the rising edge of K.

Synchronous byte writes: When low, these inputs cause their respective byte to be registered and

written during WRITE cycles. These signals are sampled on the same edge as the corresponding

data and must meet setup and hold times around the rising edges of K and #K for each of the two

rising edges comprising the WRITE cycle. See Write Truth Table for signal to data relationship.

HSTL input reference voltage: Nominally VDDQ/2, but may be adjusted to improve system noise

margin. Provides a reference voltage for the HSTL input buffers.

Power supply: 1.8 V nominal. See DC Characteristics and Operating Conditions for range.

Power supply: Isolated output buffer supply. Nominally 1.5 V. See DC Characteristics and Operating

Conditions for range.

Ground

Output impedance matching input: This input is used to tune the device outputs to the system data

bus impedance. Q and CQ output impedance are set to 0.2xRQ, where RQ is a resistor from this ball

to ground. This ball can be connected directly to VDDQ, which enables the minimum impedance

mode. This ball cannot be connected directly to VSS or left unconnected.

In ODT (On Die Termination) enable devices, the ODT termination values tracks the value of RQ.

The ODT range is selected by ODT control input.

IEEE1149.1 test inputs: 1.8 V I/O levels. These balls may be left not connected if the JTAG function

is not used in the circuit.

IEEE1149.1 clock input: 1.8 V I/O levels. This ball must be tied to VSS if the JTAG function is not

used in the circuit.

No connect: These signals should be left floating or connected to ground to improve package heat

dissipation.

ODT control; Refer to SRAM features for the details.

CQ, CQ#

Output

Doff#

QVLD

Input

Output

Input

D0 - Dn

Input

Q0 - Qn

Output

REF

DDQ

Input

supply

Input

TMS, TDI, TCK

TDO

ODT

Input

Integrated Silicon Solution, Inc.- www.issi.com

Rev. 00A

5/12/2010

IS61QDPB42M18A/A1/A2

IS61QDPB41M36A/A1/A2

The data-in provided for writing is initially kept in write buffers. The information in these buffers is written into the array

on the third write cycle. A read cycle to the last two write addresses produces data from the write buffers. The SRAM

maintains data coherency.

During a write, the byte writes independently control which byte of any of the four burst addresses is written (see

X18/X36 Write Truth Tables

and

Timing Reference Diagram for Truth Table).

Whenever a write is disabled (W# is high at the rising edge of K), data is not written into the memory.

RQ Programmable Impedance

An external resistor, RQ, must be connected between the ZQ pin on the SRAM and V

to enable the SRAM to adjust

its output driver impedance. The value of RQ must be 5x the value of the intended line impedance driven by the

SRAM. For example, an RQ of 250Ω results in a driver impedance of 50Ω. The allowable range of RQ to guarantee

impedance matching is between 175Ω and 350Ω with V

DDQ

=1.5V. The RQ resistor should be placed less than two

inches away from the ZQ ball on the SRAM module. The capacitance of the loaded ZQ trace must be less than 7.5pF.

The ZQ pin can also be directly connected to V

DDQ

to obtain a minimum impedance setting. ZQ must never be

connected to V

Programmable Impedance and Power-Up Requirements

Periodic readjustment of the output driver impedance is necessary as the impedance is greatly affected by drifts in

supply voltage and temperature. At power-up, the driver impedance is in the middle of allowable impedances values.

The final impedance value is achieved within 1024 clock cycles.

Depth Expansion

Separate input and output ports enable easy depth expansion, as each port can be selected and deselected

independently. Read and write operations can occur simultaneously without affecting each other. Also, all pending

read and write transactions are always completed prior to deselecting the corresponding port.

Valid Data Indicator (QVLD)

A data valid pin (QVLD) is available to assist in high-speed data output capture. This output signal is edge-aligned with

the echo clock and is asserted HIGH half a cycle before valid read data is available and asserted LOW half a cycle

before the final valid read data arrives.

Delay Lock Loop (DLL)

Delay Lock Loop (DLL) is a new system to align the output data coincident with clock rising or falling edge to enhance

the output valid timing characteristics. It is locked to the clock frequency and is constantly adjusted to match the clock

frequency. Therefore device can have stable output over the temperature and voltage variation.

DLL has a limitation of locking range and jitter adjustment which are specified as tKHKH and tKCvar respectively in the

AC timing characteristics. In order to turn this feature off, applying logic low to the Doff# pin will bypass this. In the DLL

off mode, the device behaves with 1.0 cycle latency and a longer access time which is known in DDR-I or old QUAD

mode.

The DLL can also be reset without power down by toggling Doff# pin low to high or stopping the input clocks K and K#

for a minimum of 30ns.(K and K# must be stayed either at higher than VIH or lower than VIL level. Remaining Vref is

not permitted.) DLL reset must be issued when power up or when clock frequency changes abruptly. After DLL being

reset, it gets locked after 2048 cycles of stable clock.

Integrated Silicon Solution, Inc.- www.issi.com

Rev. 00A

5/12/2010

推荐资源

重负载启动热继电器保护电路之一

小天鹅CXW-180-99A双轮型抽油烟机电路图

uboot移植的问题: cpu/arm920t/s3c24x0/libs3c24x0.a lib_arm/libarm.a fs/cramfs/libcramfs.a fs/fat/libfat.a fs/fdos/libfdos.a fs/jffs2/libjffs2.a fs/reiserfs/libreiserfs.a fs/ext2/libext2fs.a net/libn ......; hy8457 嵌入式系统

好东东: 本帖最后由 paulhyde 于 2014-9-15 09:26 编辑东东 ...; 363078522 电子竞赛

封装的时候出现好多这种问题，求大神解决一下拜托了: 两百多个错误，我也是醉了178890178891怎么办啊？我节点都连好了啊？万分感谢！！！178892 ...; ZNF PCB设计

s3c2440的疑惑: 最近在玩s3c2440.,, 遇到了一个问题那个MMU虚拟地址与物理地址地址的映射表地址只能指定为0x30000000吗，我修改成别的值就不行了，感觉没道理啊 /* * 设置页表 */ void create_page_t ......; 865393435 ARM技术

EEworld原创：大话TI CC2650--EEWORLD大学堂: EEworld原创：大话TI CC2650：https://training.eeworld.com.cn/course/1973本系列视频由电子工程世界(EEworld)联合TI重磅推出。该视频由EEworld社区资深工程师主讲，结合802.15无线器件，组 ......; chenyy 聊聊、笑笑、闹闹

卫星移动通信现状与未来发展: 摘要：卫星移动通信系统具有覆盖范围广，对地面情况不敏感等优势，已经成为地面移动通信领域重要的组成部分，尤其是在空中、海洋、荒漠戈壁等地面无线网络难以覆盖的地方。随着科学 ......; btty038 无线连接

未来福特汽车或将实现用户远程控制

据外媒报道，福特汽车（Ford Motor）已向美国专利社保局（USPTO）申请一项远程车辆控制系统专利，该系统可能用于未来的福特汽车。该专利于2020年11月24日提交，于2025年8月19日发布，序列号为1239078。图片来源： USPTO 福特汽车近期已多次探索为其车辆添加远程功能，并已申请多项专利，例如远程操控系统和车辆远程控制系统，这些系统都能让车主在不在车内的情况下控制...[详细]
谣言四起、智驾热战，谁在风口浪尖？

智驾圈各有各的节奏。有人忙着推送新版本、低头搞研发，也有人忙着搞宣发，也有人埋头量产。怪就怪在，稍微低调点，就有可能成为谣言的起源。 8 月 19 号，元戎启行官方释放了一段视频，smart 机器人科技有限公司 CEO 陈大宇和元戎启行 CTO 曹通易两人试乘 smart 精灵 5，全程城区辅助驾驶挑战深圳出行高峰。视频中两人有说有笑，主动提到了前段时间网传双方解约的说法。结论就是，根本是...[详细]
基于TGW 的整车OTA 系统安全设计

摘要：随着智能汽车电子电气架构的复杂化，整车电控部件全生命周期管理面临多重挑战：传统基于诊断仪的现场刷写方案存在人工依赖度高、操作效率低的问题，而现有远程升级（OTA）技术则面临车载通信模块分立部署导致的硬件冗余及协议传输效率不足的瓶颈。文章提出一种集成式车载网关（TGW）架构，通过融合传统车载T-BOX（Telematics Box）与车载Gateway 功能，在硬件层面实现模块整合以消除冗...[详细]
一种蓝牙无线显示屏系统的设计方案

　　引言　　蓝牙技术是一种用于替代有线电缆的短距离无线通信技术。它是由多家公司发起的SIG组织制定的无线通信技术标准，目的是取代现有的PC、打印机、传真机、移动电话和家庭网关等设备上的有线接口，为个人提供语音数据和普通数据的无线传输。蓝牙设备的工作频段选在全世界范围内都可以自由使用的 2.4 GHz的ISM频段;成本低，功耗低，体积小，通信距离短，安全性高，能够同时传送普通数据和语音...[详细]
电动汽车的养护问题该怎么解决

由于政策以及节能等原因，新能源汽车越来越受广大消费者的青睐。车子到手了，接下来少不了保养环节，但由于新能源车的动力结构与传统能源车不同，在保养方面也有所区别。今天就来和大家分享一下，关于电动车的电池养护知识。电动汽车主要针对“电池”和“电机”的维护。电动车在使用过程中，要留意汽车用电的情况，当指针从“H”降到“L”附近时，就意味着我们要为汽车充电了。一般情况下，电动车每天都需要充电，便于电...[详细]
电视常识每日新知：软硬屏区分方法

IPS面板最大的特点就是它的两极都在同一个面上，而不象其它液晶模式的电极是在上下两面，立体排列。该技术把液晶分子的排列方式进行了优化，采取水平排列方式，当遇到外界压力时，分子结构向下稍微下陷，但是整体分子还呈水平状。在遇到外力时，硬屏液晶分子结构坚固性和稳定性远远优于软屏!所以不会产生画面失真和影响画面色彩，可以最大程度的保护画面效果不被损害。 IPS硬屏技术是目前世界上最领先的液晶技术。与...[详细]
让混动不再尴尬岚海智混堪称混动技术“终极答案”？

8月22日，岚图汽车在央视新闻《顶级实验室》的直播间，把一项叫作“岚海智混”的新技术推到公众面前。名字听上去像是又一个新名词，但仔细往下看，你会发现这并不是简单的技术叠加，而是一次彻底重构;它把800V高压平台、63kWh大电池、全温域5C超充组合到一起，用最硬核的方式回答了一个长期存在的问题：混动究竟是不是过渡方案？要知道，在新能源车的发展进程里，混动一直处在一个尴尬的位置,它既不...[详细]
stm32内部Flash的读写操作

stm32的产品都有内置Flash，而且不同系列的产品其内置Flash的大小不尽相同，结构上也有差异，本文将对stm32f07x，stm32f10x，stm32f40x的内置Flash结构，以及如何进行读写操作做一个介绍。一、特性与构成 1.stm32f07x系列 2、stm32f10x系列　　　　　　　　　　3、stm32f40x系列　...[详细]
解析数字电视机顶盒的关键技术

　　数字电视机顶盒由高频头、QAM解调器、TS流解复用器、MPEG一2解码器、PAUNTSC视频编码器、嵌人式CPU系统和外围接口、CA模块和上行数据调制器组成。工作原理如附图。　　数字电视机顶盒的工作过程大致如下：高频头接收来自有线网的高频信号，通过QAM解调器完成信道解码，从载波中分离出包含音、视频和其他数据信息的传送流门蜀。传送流中一般包含多个音、视频流及一些数据信息。解复用器则用...[详细]
SMT贴片机的秘密日记：性能状态检测的内幕

SMT贴片机是表面贴装技术（Surface Mount Technology）中的重要设备，它的性能状态对电子制造的质量和效率有着决定性的影响。因此，对SMT贴片机的主要指标性能进行定期检测非常重要。以下是一些主要的检测项目：定位精度：定位精度是SMT贴片机的核心性能指标，它直接影响到贴片的准确性。通常，我们通过重复测量贴片机在X、Y轴上的移动误差来检测其定位精度。贴片速度：贴片速度...[详细]
如何在众多型号中选择最适合的SMT贴片机

在电子制造业中，表面贴装技术（SMT）贴片机是生产线的核心设备。然而，市场上有许多不同型号的SMT贴片机，选择最适合自己需求的设备，需要从多个方面进行深入考虑。以下是需要考虑的几个关键因素。产能需求首先，需要考虑的是生产线的产能需求。不同型号的SMT贴片机在贴装速度和能力方面有所不同，例如一些高端机型可以在一小时内完成数十万个元件的贴装，而一些基础机型可能只能处理数千个。如果您的生产需求...[详细]
为什么焊接工匠都爱助焊剂？揭开回流焊接的秘密

在电子制造过程中，回流焊接是最常用的方法之一，它允许在相对短的时间内焊接大量的元件。然而，任何经验丰富的电子工程师都会告诉你，没有助焊剂，高质量的回流焊接是无法完成的。那么，为什么回流焊接时需要使用助焊剂呢？以下几个方面可以解释这一点。首先，助焊剂的主要功能是帮助焊接材料在被焊接表面上均匀分布。焊接是一个涉及熔化金属并使其重新固化的过程。如果金属在固化之前不能均匀分布在被焊接表面上，焊接质...[详细]
安全第一！矿用防爆R型隔离变压器教你保护自己！

通常情况下煤矿井下含有瓦斯和煤尘。当瓦斯和煤尘达到一定浓度时，就会发生瓦斯和煤尘爆炸事故。而电气设备在正常运行或故障时就会产生电弧，电弧也是煤矿燃烧煤气和煤尘的主要火源之一。因此，煤矿的电气设备通常都采用矿用防爆R型隔离变压器。矿用防爆电气的设计制造必须符合国家防爆设备标准。防爆设备的总标志是EX。防爆电气设备的类型、类别、级别和组别以及防爆设备的总标志一起，形成防爆标志。除了防爆电源变压器的明...[详细]
一文读懂回流焊设备选购：如何在众多品牌中抉择

回流焊作为一种电子组装工艺，已经成为电子制造行业的重要环节。回流焊设备的选购对于提高生产效率、降低生产成本以及保证产品质量具有重要意义。那么，在面对众多回流焊设备品牌和型号时，如何选购一台好的回流焊设备呢？本文将从以下几个方面为您提供选购指南。一、设备性能加热方式：回流焊设备的加热方式主要有热风循环加热和红外辐射加热。热风循环加热具有加热均匀、温度控制精确的优点，是目前市场上主流的加热方...[详细]
博世发布面向L2+级的新一代SoC（SX600 / SX601）

博世发布新SoC系列以支撑L2+级别的高级驾驶辅助功能，该芯片集成了高分辨率与远距离探测能力，并内置对神经网络推理的支持与车规接口，便于车厂在主流车型上实现自动紧急制动、自适应巡航等功能的升级。图片来源：博世该芯片定位在主流家用轿车和SUV的ADAS平台，可与摄像头、毫米波雷达等传感器融合使用，帮助车企在更广泛的产品线上部署成熟的辅助驾驶功能并提升道路安全准入率。 ...[详细]

器件捷径: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多