HB56T432D Series,
HB56T433D Series
4,194,304-word
×
32-bit High Density Dynamic RAM Module
ADE-203-733A (Z)
Rev.1.0
Feb. 27, 1997
Description
The HB56T432D is a 4M
×
32 dynamic RAM Small Outline Dual In-line Memory Module (S.O.DIMM),
mounted 8 pieces of 16-Mbit DRAM (HM5116400) sealed in TSOP package. The HB56T433D is a 4M
×
32 dynamic RAM Small Outline Dual In-line Memory Module (S.O.DIMM), mounted 8 pieces of 16-Mbit
DRAM (HM5117400) sealed in TSOP package. An outline of the HB56T432D, HB56T433D is 72-pin Zig
Zag Dual tabs socket type compact and thin package. Therefore, the HB56T432D, HB56T433D make high
density mounting possible without surface mount technology. The HB56T432D, HB56T433D provide
common data inputs and outputs. Decoupling capacitors are mounted on the module board.
Features
•
72-pin Zig Zag Dual tabs socket type
Outline: 59.69 mm (Length)
×
25.40 mm (Height)
×
3.80 mm (Thickness)
Lead pitch: 1.27 mm
•
Single 5 V (±5%) supply
•
High speed
Access time: t
RAC
= 50/60/70 ns (max)
t
CAC
= 13/15/18 ns (max)
•
Low power dissipation
Active mode: 3.78/3.36/2.94 W (max) (HB56T432D Series)
4.20/3.78/3.36 W (max) (HB56T433D Series)
Standby mode (TTL): 84 mW (max)
(CMOS): 6.3 mW (max) (L-version)
•
Fast page mode capability
HB56T432D Series, HB56T433D Series
•
Refresh period
4096 refresh cycles: 64 ms (HB56T432D Series)
128 ms (L-version)
2048 refresh cycles: 32 ms (HB56T433D Series)
128 ms (L-version)
•
3 variations of refresh
RAS-only
refresh
CAS-before-RAS
refresh
Hidden refresh
•
TTL compatible
Ordering Information
Type No.
HB56T432D-5
HB56T432D-6
HB56T432D-7
HB56T432D-5L
HB56T432D-6L
HB56T432D-7L
HB56T433D-5
HB56T433D-6
HB56T433D-7
HB56T433D-5L
HB56T433D-6L
HB56T433D-7L
Access time
50 ns
60 ns
70 ns
50 ns
60 ns
70 ns
50 ns
60 ns
70 ns
50 ns
60 ns
70 ns
Package
72-pin small outline DIMM
Contact pad
Gold
2
HB56T432D Series, HB56T433D Series
Pin Arrangement
1 pin
71 pin
Front side
2 pin
Back side
72 pin
Pin Arrangement
Front side
Pin No.
1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
31
33
35
Note:
Pin name
V
SS
DQ1
DQ3
DQ5
DQ7
PD1
A1
A3
A5
A10
DQ9
DQ11
DQ13
DQ15
A11 (NC)*
1
A8
NC
DQ16
Pin No.
37
39
41
43
45
47
49
51
53
55
57
59
61
63
65
67
69
71
Pin name
DQ18
V
SS
CE2
CE1
NC
WE
DQ20
DQ22
DQ24
NC
DQ28
DQ31
V
CC
DQ33
NC
PD3
PD5
PD7
Back side
Pin No.
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
Pin name
DQ0
DQ2
DQ4
DQ6
V
CC
A0
A2
A4
A6
NC
DQ10
DQ12
DQ14
A7
V
CC
A9
RE2
NC
Pin No.
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
Pin name
DQ19
CE0
CE3
RE0
NC
NC
DQ21
DQ23
DQ25
DQ27
DQ29
DQ30
DQ32
DQ34
PD2
PD4
PD6
V
SS
1. A11: HB56T432D, NC: HB56T433D
3
HB56T432D Series, HB56T433D Series
Pin Description
Pin name
A0 to A11 (HB56T432D)
Function
Address inputs:
Row address:
Column address:
Refresh address:
A0 to A10 (HB56T433D)
Address inputs:
Row address:
Column address:
Refresh address:
DQ0 to DQ7, DQ9 to DQ16,
DQ18 to DQ25, DQ27 to DQ34
RE0, RE2
CE0
to
CE3
WE
V
CC
V
SS
PD1 to PD7
NC
Data-in/Data-out
Row address strobe (RAS)
column address strobe (CAS)
Read/Write enable
Power supply
Ground
Presence detect
No connection
A0 to A10
A0 to A10
A0 to A10
A0 to A11
A0 to A9
A0 to A11
Presence Detect Pin Arrangement
Function
Pin No.
11
66
67
68
69
70
71
Pin name
PD1
PD2
PD3
PD4
PD5
PD6
PD7
50 ns
NC
NC
V
SS
NC
V
SS
V
SS
NC
60 ns
NC
NC
V
SS
NC
NC
NC
NC
70 ns
NC
NC
V
SS
NC
V
SS
NC
NC
4
HB56T432D Series, HB56T433D Series
Block Diagram
RE0
CE0
WE
CAS RAS WE
DQ0
to
DQ3
4
RE2
CE2
CAS RAS WE
DQ18
to
DQ21
OE
4
I/O1 to I/O4
D4
OE
I/O1 to I/O4
D0
CAS RAS WE
DQ4
to
DQ7
4
CAS RAS WE
DQ22
to
DQ25
4
I/O1 to I/O4
D5
OE
CE3
I/O1 to I/O4
D1
OE
CE1
CAS RAS WE
DQ9
to
DQ12
4
CAS RAS WE
DQ27
to
DQ30
4
I/O1 to I/O4
D6
OE
I/O1 to I/O4
D2
OE
CAS RAS WE
DQ13
to
DQ16
4
CAS RAS WE
DQ31
to
DQ34
4
I/O1 to I/O4
D7
OE
I/O1 to I/O4
D3
OE
A0 to An
V
CC
V
SS
D0 to D7
D0 to D7
0.22
µF ×
8 pcs
D0 to D7
Note: D0 to D7: HM5116400 (HB56T432D)
HM5117400 (HB56T433D)
5
模拟电子
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
