电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

LTC2634CUD-HMI8TR

产品描述Quad 12-/10-/8-Bit Rail-to-Rail DACs with 10ppm/∑C Reference
文件大小381KB,共28页
制造商Linear ( ADI )
官网地址http://www.analog.com/cn/index.html
下载文档 全文预览

LTC2634CUD-HMI8TR概述

Quad 12-/10-/8-Bit Rail-to-Rail DACs with 10ppm/∑C Reference

文档预览

下载PDF文档
LTC2634
Quad 12-/10-/8-Bit
Rail-to-Rail DACs with
10ppm/°C Reference
FEATURES
n
DESCRIPTION
The LTC
®
2634 is a family of quad 12-, 10- and 8-bit volt-
age output DACs with an integrated, high accuracy, low
drift 10ppm/°C reference in 16-lead QFN and 10-lead
MSOP packages. It has rail-to-rail output buffers and is
guaranteed monotonic. The LTC2634-L has a full-scale
output of 2.5V, and operates from a single 2.7V to 5.5V
supply. The LTC2634-H has a full-scale output of 4.096V,
and operates from a 4.5V to 5.5V supply. Each DAC can
also operate with an external reference, which sets the
full-scale output to the external reference voltage.
These DACs communicate via an SPI/MICROWIRE compat-
ible 3-wire serial interface which operates at clock rates
up to 50MHz. Serial data output (SDO), a hardware clear
(CLR), and an asynchronous DAC update (LDAC) capability
are available in the QFN package. The LTC2634 incorporates
a power-on reset circuit. Options are available for reset
to zero-scale or reset to mid-scale in internal reference
mode, or reset to mid-scale in external reference mode
after power-up.
L,
LT, LTC and LTM are registered trademarks of Linear Technology Corporation.
All other trademarks are the property of their respective owners.
Protected by U.S. Patents including 5396245, 5859606, 6891433, 6937178, 7414561.
n
n
n
n
n
n
n
n
n
n
Integrated Precision Reference
2.5V Full-Scale 10ppm/°C (LTC2634-L)
4.096V Full-Scale 10ppm/°C (LTC2634-H)
Maximum INL Error: ±2.5 LSB (LTC2634-12)
Low Noise: 0.75mV
P-P
0.1Hz to 200KHz
Guaranteed Monotonic over –40°C to 125°C
Temperature Range
Selectable Internal or External Reference
2.7V to 5.5V Supply Range (LTC2634-L)
Ultralow Crosstalk Between DACs (2.4nV•s)
Low Power: 0.6mA at 3V
Power-On Reset to Zero-Scale/Mid-Scale
Double Buffered Data Latches
Tiny 16-Lead 3mm
×
3mm QFN and 10-Lead
MSOP Packages
APPLICATIONS
n
n
n
n
n
Mobile Communications
Process Control and Industrial Automation
Automatic Test Equipment
Portable Equipment
Automotive
BLOCK DIAGRAM
GND
INTERNAL
REFERENCE
SWITCH
V
REF
(REFLO)
REGISTER
REGISTER
REGISTER
REGISTER
V
OUTA
V
CC
2
DAC D
V
OUTD
1
V
REF
REGISTER
REGISTER
REGISTER
REGISTER
DAC B
DAC C
V
OUTC
INL (LSB)
V
CC
= 3V
INTERNAL REF
REF
Integral Nonlinearity
(LTC2634-LZ12)
DAC A
V
REF
V
OUTB
0
CS/LD
CONTROL
LOGIC
DECODE
SDI
SDI
–1
–2
SCK
(LDAC)
( ) QFN PACKAGE ONLY
32-BIT SHIFT REGISTER
POWER-ON
RESET
(CLR)
(SDO)
2634 BD
0
1024
2048
CODE
3072
4095
2634 TA01
2634f
1
MSP430 IAR 的驱动总是装不上去
110032110033110034 路径我选的就是IAR安装目录下的那个,总是无法安装这个硬件,好郁闷啊。...
喜鹊王子 微控制器 MCU
精品电子书,See MIPS Run
See MIPS Run的原书。MIPS体系结构唯一的经典教材。...
richiefang 嵌入式系统
我设计了一个CPU内核,请问有关申请专利的事情.
大家好:   我设计了一个32位的CPU,采用5级流水,用VERILOG描述的.虽然在体积和速度上不能与现在的针对具体器件的商业软核(如NIOS2等)比较,但是我在里面用了多处自己的创 ......
arwei FPGA/CPLD
DDS介绍(自己整理)
DDS 概要 1971年,美国学者J.Tierney等人撰写的“A DIGITAL Frequency Synthesizer”-文首次提出了以全数字技术,从相位概念出发直接合成所需波形的一种新给 成原理。限于当时的技术和器件产, ......
fighting 模拟电子
求VxWorks的VxMp的相关资料!!!
如题!谢谢!...
omantou 实时操作系统RTOS
DSP系统设计100问 希望对大家有用
33170...
cobble1 DSP 与 ARM 处理器

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1988  1297  1948  1303  2050  1  51  23  32  10 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved