ZM7300G Series Digital Power Manager
Preliminary Data Sheet
Member of the
Features
•
•
•
•
•
Family
Applications
•
•
•
Low voltage, high density systems utilizing
Z-One
TM
Digital Intermediate Bus Architectures
Broadband, networking, optical, and wireless
communications systems
Industrial computing, servers, and storage
applications
•
•
•
•
Benefits
•
•
•
Eliminates the need for external power
management components
Communicates with the host system via the
industry standard I
2
C communication bus
Reduces board space, system cost, complexity,
and time to market
•
•
•
•
•
•
•
•
•
•
RoHS compliant for all six substances
Compatible with both lead-free and standard reflow
processes
Programs, controls, and manages up to 32
independent Z-series POL converters via an industry
standard I
2
C interface (both 100kHz and 400kHz)
JTAG IEEE 1149.1 compliant programming interface
Controls and monitors industry standard power
supplies and other peripheral devices (fans, etc)
Programs output voltage, protections, optimal voltage
positioning, turn-on and turn-off delays and slew
rates, switching frequency, interleave (phase shift),
and feedback loop compensation of the Z-One
TM
POL
converters
User friendly GUI interface for programming,
monitoring, and performance simulation
Four independent OK lines for flexible fault
management and fast fault propagation
Four interrupt inputs with programmable hot swap
support capabilities
Intermediate bus voltage monitoring and protection
AC Fail input
Non-volatile memory to store system configuration
information and status data
1 kByte of user accessible non-volatile memory
Control of industry standard DC-DC front ends
Crowbar output to trigger the optional crowbar
protection
Run-time counter
Hardware and software locks for data protection
Small footprint semiconductor industry standard
QFN64 package: 9x9mm
Wide industrial operating temperature range
Description
The ZM7300 is a fully programmable digital power manager that utilizes the industry-standard I
2
C communication
bus interface to control, manage, program and monitor up to 32 Z-series POL converters and 4 independent
power devices. The ZM7300 completely eliminates the need for external components for power management and
programming and monitoring of the Z-One
TM
POL converters and other industry standard power and peripheral
devices. Parameters of the ZM7300 are programmable via the I
2
C bus and can be changed by a user at any time
during product development and deployment.
REV. 2.2 OCT 23, 2006
www.power-one.com
Page 1 of 32
ZM7300G Series Digital Power Manager
Preliminary Data Sheet
1
Selection Chart
Type
Number of Z-One
TM
POLs
and Auxiliary devices that
can be controlled
4
8
16
32
Active
Addresses
00…03
00…07
00…15
00…31
Number of
Groups
2
2
3
4
Number of
Interrupts
2
2
3
4
Number of
Parallel
Buses
2
4
4
8
Number of
Auxiliary
Devices
4
4
4
4
ZM7304G
ZM7308G
ZM7316G
ZM7332G
2
Ordering Information
G
–
yyyyy
RoHS compliance:
5-digit
G
- RoHS
identifier
compliant for all six
assigned by
substances
Power-One
for each
unique
configuration
4)
file
Y
–
zz
Packaging Option
2)
:
Optional:
B1
– 50pcs Tube
Letter
B2
– 10pcs Tube
identifying
T1
– 500pcs T&R
configuration
T2
– 100pcs T&R
file revision
level
1)
Q1
– 1pc sample for
evaluation only
______________________________________
1
ZM
73
xx
Product
Series: Number of Z-
TM
family:
Digital
One POLs
Z-One
Power
and Auxiliary
Power
Manager
devices:
04
– 4 devices
Management
08
– 8 devices
Devices
16
– 16 devices
32
– 32 devices
Revision level identifier is optional and included for convenience of users. It is users’ responsibility to order appropriate revision level. If no
revision level identifier is added to the part number, the DPM will be programmed with the latest revision of the configuration file stored in the
Power-One’s database.
2
Packaging option is used only for ordering and not included in the part number printed on the DPM label.
3
The evaluation board is available in only one configuration: ZM7300-KIT-HKS
4
JTAG-programmable DPMs have preassigned 5-digit identifiers: ZM7304G-65505, ZM7308G-65506, ZM7316G-65507, ZM7332G-65508
Example:
ZM7316G-12345A-T1:
A 500-piece reel of 16-node DPMs with preloaded configuration file code
12345, revision A. Each DPM is labeled ZM7316G-12345A. Refer to Figure 1 for label marking information.
Figure 1. Label Drawing
3
•
•
•
•
Reference Documents
ZY7XXX Point of Load Regulator. Data Sheet
ZM7300 Digital Power Manager. Programming Manual
Graphical User Interface, Revision 6.0.0 or later
Programming ZM7300 DPMs via JTAG Interface. Application Note
REV. 2.2 OCT 23, 2006
www.power-one.com
Page 2 of 32
ZM7300G Series Digital Power Manager
Preliminary Data Sheet
4
Absolute Maximum Ratings
Stresses beyond those listed may cause permanent damage to the DPM. Exposure to absolute maximum rating
conditions for extended periods may affect device reliability. Functional operation of the DPM at absolute
maximum ratings or conditions beyond those indicated in the operational sections of this specification is not
implied.
Parameter
Ambient Temperature Range
Storage Temperature (Ts)
Junction Temperature (T
J
)
Input Voltage
Input Voltage
Pin Current
VDD pin
Any pin other than VDD
DC
-0.3
-0.5
Conditions/Description
Min
-40
-55
Max
85
150
125
3.6
VDD+0.5
40
Units
°C
°C
°C
VDC
VDC
mA
5
Mechanical Specifications
Parameter
Peak Reflow Temperature
Lead Plating
Moisture Sensitivity Level
JEDEC J-STD-020C
Conditions/Description
40 sec maximum duration
100% matte tin
3
Min
Nom
Max
260
Units
°C
6
Reliability Specifications
Parameter
Failure Rate
Non-Volatile Memory Endurance
Conditions/Description
Demonstrated at 55°C,
60% Confidence Level
-40°C to 85°C ambient
Min
2.26
10,000
Nom
Max
Units
FIT
Read-
Write
cycles
REV. 2.2 OCT 23, 2006
www.power-one.com
Page 3 of 32
ZM7300G Series Digital Power Manager
Preliminary Data Sheet
7
Electrical Specifications
Specifications apply at VDD from 3V to 3.6V, ambient temperature from -40°C to 85°C, and utilizing proper
decoupling as shown in Figure 3 unless otherwise noted.
7.1
Power Specifications
Parameter
Input Supply Voltage
Undervoltage Lockout
Input Supply Current
VREF voltage
IBVS input voltage range
IBVS input resistance
Conditions/Description
VDD pin
Hardware reset is triggered below this
threshold
VDD pin=3.3V
AREF pin
2.3
GND
100
Min
3.0
2.3
2.5
12
2.56
Nom
Max
3.6
2.7
20
2.7
VREF
Units
VDC
VDC
mA
VDC
VDC
MΩ
7.2
Feature Specifications
Parameter
Overvoltage Protection
Threshold
Undervoltage Protection
Threshold
Threshold Hysteresis
Accuracy of Protection
Thresholds
Conditions/Description
Min
Nom
Max
Units
Intermediate Voltage Bus Protections
With external 5.7 times divider
With external 5.7 times divider
With external 5.7 times divider.
Symmetrical relative to average
threshold value
Internal voltage reference, 1% resistive
divider
With external 5.7 times divider
Front End Enable (FE_EN)
V
FE_EN
V
FE_EN
Isrc
Isink
Front End logic level enabled
Front End logic level disabled
Source Current, V
FE_EN
=V
DD
-0.5V
Sink Current, V
FE_EN
=0.5V
Crowbar (CB)
V
CB
V
CB
Isrc
Isink
T
CB
Crowbar Enable
Crowbar Disable
Source Current, V
CB
=V
DD
-0.5V
Sink Current, V
CB
=0.5V
Duration of Enabling Pulse
5
5
1
High
Low
mA
mA
ms
5
5
High
Low
mA
mA
IBV
0
±114
-10
-43
10
43
14.6
IBV
V
V
mV
%V
TH
mV
Internal ADC Conversion Error
REV. 2.2 OCT 23, 2006
www.power-one.com
Page 4 of 32
ZM7300G Series Digital Power Manager
Preliminary Data Sheet
7.3
Signal Specifications
Parameter
SDpu
SDthrL
SDthrH
SDhys
SDsink
Freq_sd
Tsynq
T0
Rpu3
VthrL3
VthrH3
Vhys3
Rpu1
VthrL1
VthrH1
Rpu2
VthrL2
VthrH2
OKpu
OKthrL
OKthrH
OKhys
OKsink
V
EN
V
EN
ENpu
ENsink
Conditions/Description
SYNC/DATA Line
SD pull up resistor
SD input low voltage threshold
SD input high voltage threshold
SD input hysteresis
SD sink capability (V
SD
=0.5V)
Clock frequency
Sync pulse duration
Data=0 pulse duration
Pull up resistor
Input low voltage threshold
Input high voltage threshold
Input hysteresis
Pull up resistor
Input low voltage
Input high voltage
HRES_N Input
HRES_N pull up resistor
HRES_N input low voltage
HRES_N input high voltage
OK pull up resistor
OK input low voltage threshold
OK input high voltage threshold
OK input hysteresis
OK sink capability (V
OK
=0.5V)
EN logic level enabled
EN logic level disabled
EN pull up resistor
EN sink current, V
EN
=0.5V
30
-0.5
0.9·VDD
5
0.31·VDD
0.45·VDD
0.37
0.52·VDD
0.81·VDD
1.1
30
High
Low
30
5
60
0.2·VDD
VDD+0.5
kΩ
V
V
kΩ
V
V
V
mA
5
0.31·VDD
0.45·VDD
0.37
450
22
72
30
0.31·VDD
0.45·VDD
0.37
20
-0.5
0.7·VDD
0.52·VDD
0.81·VDD
1.1
50
0.2·VDD
VDD+0.5
0.52·VDD
0.81·VDD
1.1
30
550
28
78
kΩ
V
V
V
mA
kHz
% of clock
cycle
% of clock
cycle
kΩ
V
V
V
kΩ
V
V
Min
Nom
Max
Units
Interrupt Inputs (INT_N[3:0])
ADDR[3:0], ACFAIL_N, RES_N, LCK_N, PG[3:0] Inputs
Inputs/Outputs (OK_A, OK_B, OK_C, OK_D)
Enable Outputs (EN[3:0])
kΩ
mA
REV. 2.2 OCT 23, 2006
www.power-one.com
Page 5 of 32
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
