电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

IRF6724MPBF

产品描述Power MOSFET
产品类别分立半导体    晶体管   
文件大小249KB,共9页
制造商International Rectifier ( Infineon )
官网地址http://www.irf.com/
标准
下载文档 详细参数 全文预览

IRF6724MPBF概述

Power MOSFET

IRF6724MPBF规格参数

参数名称属性值
是否无铅不含铅
是否Rohs认证符合
包装说明CHIP CARRIER, R-XBCC-N3
针数3
Reach Compliance Codecompli
ECCN代码EAR99
雪崩能效等级(Eas)12 mJ
外壳连接DRAIN
配置SINGLE WITH BUILT-IN DIODE
最小漏源击穿电压30 V
最大漏极电流 (Abs) (ID)27 A
最大漏极电流 (ID)27 A
最大漏源导通电阻0.0025 Ω
FET 技术METAL-OXIDE SEMICONDUCTOR
JESD-30 代码R-XBCC-N3
JESD-609代码e1
元件数量1
端子数量3
工作模式ENHANCEMENT MODE
最高工作温度175 °C
封装主体材料UNSPECIFIED
封装形状RECTANGULAR
封装形式CHIP CARRIER
峰值回流温度(摄氏度)260
极性/信道类型N-CHANNEL
最大功率耗散 (Abs)2.8 W
最大脉冲漏极电流 (IDM)212 A
认证状态Not Qualified
表面贴装YES
端子面层TIN SILVER COPPER
端子形式NO LEAD
端子位置BOTTOM
处于峰值回流温度下的最长时间30
晶体管应用SWITCHING
晶体管元件材料SILICON
Base Number Matches1

文档预览

下载PDF文档
PD -97131A
IRF6724MPbF
IRF6724MTRPbF
RoHs Compliant and Halogen Free

V
DSS
V
GS
R
DS(on)
R
DS(on)
l
Low Profile (<0.7 mm)
30V max ±20V max 1.9mΩ@ 10V 2.7mΩ@ 4.5V
l
Dual Sided Cooling Compatible

l
Ultra Low Package Inductance
Q
g tot
Q
gd
Q
gs2
Q
rr
Q
oss
V
gs(th)
l
Optimized for High Frequency Switching

33nC
10nC
3.9nC
34nC
20nC
1.8V
l
Ideal for CPU Core DC-DC Converters
l
Optimized for Sync. FET socket of Sync. Buck Converter
l
Low Conduction and Switching Losses
l
Compatible with existing Surface Mount Techniques

l
100% Rg tested
l
Typical values (unless otherwise specified)
DirectFET™ Power MOSFET
‚
MX
Applicable DirectFET Outline and Substrate Outline (see p.7,8 for details)

DirectFET™ ISOMETRIC
SQ
SX
ST
MQ
MX
MT
MP
Description
The IRF6724MPbF combines the latest HEXFET® Power MOSFET Silicon technology with the advanced DirectFET
TM
packaging to achieve
the lowest on-state resistance in a package that has the footprint of a SO-8 and only 0.7 mm profile. The DirectFET package is compatible
with existing layout geometries used in power applications, PCB assembly equipment and vapor phase, infra-red or convection soldering
techniques, when application note AN-1035 is followed regarding the manufacturing methods and processes. The DirectFET package allows
dual sided cooling to maximize thermal transfer in power systems, improving previous best thermal resistance by 80%.
The IRF6724MPbF balances both low resistance and low charge along with ultra low package inductance to reduce both conduction and
switching losses. The reduced total losses make this product ideal for high efficiency DC-DC converters that power the latest generation of
processors operating at higher frequencies. The IRF6724MPbF has been optimized for parameters that are critical in synchronous buck
including Rds(on), gate charge and Cdv/dt-induced turn on immunity. The IRF6724MPbF offers particularly low Rds(on) and high Cdv/dt
immunity for synchronous FET applications.
Absolute Maximum Ratings
Parameter
V
DS
V
GS
I
D
@ T
A
= 25°C
I
D
@ T
A
= 70°C
I
D
@ T
C
= 25°C
I
DM
E
AS
I
AR
8
Typical R DS (on) (mΩ)
Max.
Units
V
Drain-to-Source Voltage
Gate-to-Source Voltage
Continuous Drain Current, V
GS
@ 10V
Continuous Drain Current, V
GS
@ 10V
Continuous Drain Current, V
GS
@ 10V
Pulsed Drain Current
Single Pulse Avalanche Energy
Avalanche Current
g
e
e
f
Ãg
h
VGS, Gate-to-Source Voltage (V)
30
±20
27
21
150
212
12
21
12
10
8
6
4
2
0
0
20
40
60
80
ID= 21A
VDS = 24V
VDS= 15V
A
mJ
A
ID = 27A
6
4
2
0
2.0
4.0
6.0
8.0
VGS, Gate-to-Source Voltage (V)
10.0
TJ = 125°C
TJ = 25°C
100
Notes:

Click on this section to link to the appropriate technical paper.
‚
Click on this section to link to the DirectFET Website.
ƒ
Surface mounted on 1 in. square Cu board, steady state.
Fig 1.
Typical On-Resistance Vs. Gate Voltage
QG Total Gate Charge (nC)
Fig 2.
Typical Total Gate Charge vs Gate-to-Source Voltage
„
T
C
measured with thermocouple mounted to top (Drain) of part.
…
Repetitive rating; pulse width limited by max. junction temperature.
†
Starting T
J
= 25°C, L = 0.051mH, R
G
= 25Ω, I
AS
= 21A.
04/30/09
www.irf.com
1
高精度运放与快速多路复用
引言   如果要设计一种负责测量多个模拟电压(但不是所有同时测量)的系统,可以通过把测量结果多路复用为单个输出信号来简化下游电路,随后采用共享组件对原始电压电平进行串行处理和数字化。 ......
灞波儿奔 模拟与混合信号
PLL相关寄存器设定
大家好:   使用6713的PLL相关寄存器,可以设置系统工作主频、外设工作时钟、以及EMIF工作时钟等。不太明白每设置一个分频器为什么要插入延时等待?代码如下:    /* Set DSP ......
hy.rf 模拟与混合信号
C库
txj,raw-os有打算弄自己的C库不?或移植newlib? ...
wxfzy 嵌入式系统
SD16A的问题
请问SD16A的外部输入是否只能做差分输入,不能做单端输入?还是A0、A1不能单端输入,只能差分输入AD转换?...
szhgx26 微控制器 MCU
nk下载不了(pb无法连接目标板)
硬件应该没有问题; 网段一致,目标板确实发送数据到主机了(以太网抓包工具看到了),可是pb好像就是检测不到目标板,不知道为什么。...
jumpman06081133 嵌入式系统
EVC 下编译动态链接库出现的问题
我在EVC下做了简单的DLL链接库,但是在编译的时候出现了链接错误: uafxwced.lib(dllmodul.obj) : error LNK2005: _DllMain already defined in corelibc.lib(dllmain.obj) 请问如何解 ......
catcat0123 嵌入式系统

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 833  2191  225  1662  1949  39  13  4  33  2 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved