five unshielded and type 1 shielded cable. This VLSI
device is designed for easy implementation of
10/100 Mbits/s fast Ethernet LANs. It interfaces to a
MAC (either a single chip or integrated in south-
bridge/CPU/switch) through an MII interface ensuring
interoperability between products from different ven-
dors.
Single-chip 10Base-T/100Base-TX transceiver.
Dual speed: 10/100 Mbits/s.
Half-/full-duplex operation.
Media-independent interface (MII) to
IEEE 802.3
®
MAC.
MDC/MDIO interface for configuration and status.
Autonegotiation support.
48-pin LQFP package.
■
■
■
Serial
EEPROM
LEDs
Host
Interface
IEEE 802.3
MAC
ET901
MII
Interface
PHY
TX±
RX±
Media-
Dependent
Interface
(MDI)
Boot
ROM
(Optional)
Figure 1. Typical System Block Diagram
Agere Systems - Proprietary
ET901 Fast Ethernet Transceiver
Data Sheet
May 9, 2006
Table of Contents
Contents
Page
Features .................................................................................................................................................................... 1
General ..................................................................................................................................................................4
Status Information ..................................................................................................................................................4
Register Bit Summary ..........................................................................................................................................12
Absolute Maximum Ratings .................................................................................................................................17
dc Characteristics ................................................................................................................................................17
ac Characteristics ................................................................................................................................................18
Figure 4. Power Reset Timing ......................................................................................................................................... 17
Figure 5. MI Interface MDIO Timing ................................................................................................................................ 19
Figure 6. LED On/Off Timing ........................................................................................................................................... 20
Figure 7. MII Transmit Data Timing ................................................................................................................................. 20
Figure 8. MII Receive Data Timing .................................................................................................................................. 20
Figure 9. MII Heartbeat Timing ........................................................................................................................................ 21
Figure 10. MII Jabber Timing ........................................................................................................................................... 21
Figure 11. MII Normal Link Pulse Timing ......................................................................................................................... 21
Figure 12. MII Autonegotiation Fast Link Pulse Timing ................................................................................................... 22
Table 1. LED Output Pin List (Alphabetical Order) ............................................................................................................ 4
Table 2. Pin List (Alphabetical Order) ................................................................................................................................ 7
Table 7. Resets, Clocks, Control, and Status ................................................................................................................. 10
Table 8. Power and Ground ............................................................................................................................................ 10
Table 23. Offset 20 (14H)—PHY Status (0000H) RO ......................................................................................................16
Table 24. Absolute Maximum Ratings .............................................................................................................................17
Table 25. dc Characteristics ............................................................................................................................................17
Table 31. MI Interface MDIO Output Timing ....................................................................................................................19
Table 32. LED On/Off Timing ..........................................................................................................................................20
Table 33. MII Transmit Data Timing ................................................................................................................................20
Table 34. MII Receive Data Timing .................................................................................................................................20
Table 35. MII Heartbeat Timing .......................................................................................................................................21
Table 36. MII Jabber Timing ............................................................................................................................................21
Table 37. MII 10Base-T Normal Link Pulse Timing .........................................................................................................21
Table 38. MII Autonegotiation Fast Link Pulse Timing ....................................................................................................22