Vectron International's TRU-050 module is a user-configured, phase-locked loop (PLL) solution designed to simplify a wide variety of clock recovery and data retiming,
frequency translation and clock smoothing applications. The device features a phase-lock loop ASIC with a quartz stabilized VCXO for superior stability and jitter performance.
This highly integrated module provides unsurpassed performance, reliability and quality. The proprietary ASIC device includes a refined Phase Detector, a Loop Filter Op-Amp,
a Loss of Signal Alarm with Clock Return to Nominal feature, a VCXO circuit, and an optional 2n divided output.
The ASIC and quartz resonator are housed in a hermetic 16-pin DIL ceramic package with optional thru-hole or surface mount leads. The VCXO frequency (OUT1) and
division factor (OUT2) are factory set in accordance with customer specifications. PLL response is optimized for each application by the selection of three external passive
components. Software is available from Vectron to aid in loop filter component selection and loop response modeling.
is a user-configured phase-locked loop (PLL) integrated circuit. It includes a voltage controlled crystal oscillator (VCXO), an operational amplifier, a phase
detector, and additional integrated functions for use in digital synchronization applications. These applications include timing recovery and data pulse restoration for data
signals, clock frequency translation and smoothing, synchronous distributed clock networks, and clock frequency synthesis.
What is the output of the
phase detector?
The TRU-050 phase detector output
is a DC signal, under locked
conditions, and is nominally 2.5
Volts. The phase error (which is
typically a pulse for digital phase
detectors) is converted to a DC
level, making it easy to design
the loop filter.
TRU-050 Elements
Figure 4.
How long does the
TRU-050 take to detect
a loss of signal?
If there are no transitions on
DATAIN for a period of 256 clock
cycles, LOS is set to a logic 1.
LOS is reset to logic 0 as soon as
there are DATAIN transitions.
Phase Dete c t o r
The phase detector is designed to accept an NRZ data stream at DATAIN (Pin 7- refer to figure 5), but may be used
for clock signals and other data types. The input buffers are designed to switch at a TTL switching threshold of 1.4 V.
The phase detector’s inputs are:
• DATAIN (Pin 7) - the input clock or NRZ data signal
• CLKIN (Pin 9) - the clock signal feedback from the VCXO output OUT1 or OUT2
And the outputs are:
• RCLK (Pin 11) - the regenerated clock signal
• RDATA (Pin 12) - the retimed data signal
• PHO (Pin 6) - the phase detector output
• LOS (Pin 10) - a loss of signal detector
The phase relationship between the regenerated clock signal, RCLK (Pin 11), and the regenerated data signal,
to align the falling edge of the RCLK signal with the center of each RDATA pulse.
For applications where the input clock or data signal, DATAIN, is very low in frequency (<200kHz), clock
information may pass through the phase detector because of its finite low pass characteristic. In applications
such as this, an additional pole may be necessary in the loop filter to attenuate these AC components prior to
the VCXO input. Please contact Vectron’s Applications Engineering staff for further detail.
How is it
manufactured?
The TRU-050 is
assembled in
Figure 6.
“state of the art”
class 100 and class
10,000 clean
rooms using leading
edge, high volume
automation equip-
ment and advanced
ASIC technology.
Figure 7.
Figure 8.
Phase Detector Gain Calculation
The schematic diagram (figure 7) shows a simplified representation of the phase detector's basic error generation function. The actual circuit is more complex and includes
circuitry to reduce the
TRU-050's
dependence on input data duty-cycle. In general, the
TRU-050
is insensitive to duty cycle and duty cycle changes. This circuit provides a
output (V D) DC level which is proportional to the relative phase of DATAIN (Pin 7) and CLKIN (Pin 9). A plot of the output (VD) versus relative phase is shown in figure
8. The slope of the output (VD ) versus relative phase (0 e) is 5V/2π.
The phase detector block also includes an output gain stage which should be considered when calculating the gain of the complete phase detector block. This gain stage
has a gain of 2/3, and converts the differential signal to a single-ended DC output.
“tensymetry”这个词在《韦伯斯特词典》中没有解释，但在医学界却广为人知。由Tensys Medical Systems公司开发的tensymetry是一种使用生物机械、电气、软件工程的专有组合技术。利用这三种强大的技术，你可在手术室内对病人的心跳血压进行精确、连续、实时和非侵入性测量。 该技术结出的果实就是该公司的T-line Tensymeter产品。该产品线的最新进展是去年...[详细]
2008年7月17～18日，由深圳创意时代主办的“第四届便携式产品设计与电源管理技术研讨会”在深圳隆重召开。为期两天的大会紧紧围绕便携产品设计、便携电源管理两大主题展开，引起了关于便携主题的广泛讨论。国际知名企业TI、ST 、ADI倾情参与，知名行业分析机构IN-Stat China 预测了行业的最新趋势，3M、飞兆、英飞凌、精工、爱国者、中电等国内外著名企业都发表了精彩演讲。 精彩的...[详细]
富士通微电子在“AT International 2008”上进行了2种新一代车载LAN系统的协作演示。演示中使用的新一代车载LAN分别为：用于制动器及方向盘等控制系统的“FlexRay”以及用于影像及音乐等信息系统的“IDB-1394”。 这次演示是把2种车载LAN与目前最为普及的现有CAN进行结合，其目的是为了“展示未来车载LAN的构成”。该公司认为，将来FlexRay、IDB-1394...[详细]
stm32/stm8
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
