电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

CY7C1362B-250AC

产品描述Cache SRAM, 512KX18, 3.4ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
产品类别存储    存储   
文件大小805KB,共31页
制造商Cypress(赛普拉斯)
下载文档 详细参数 选型对比 全文预览

CY7C1362B-250AC概述

Cache SRAM, 512KX18, 3.4ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100

CY7C1362B-250AC规格参数

参数名称属性值
是否无铅含铅
是否Rohs认证不符合
零件包装代码QFP
包装说明LQFP,
针数100
Reach Compliance Codecompliant
ECCN代码3A991.B.2.A
最长访问时间3.4 ns
其他特性PIPELINE ARCHITECTURE
JESD-30 代码R-PQFP-G100
JESD-609代码e0
长度20 mm
内存密度9437184 bit
内存集成电路类型CACHE SRAM
内存宽度18
湿度敏感等级3
功能数量1
端子数量100
字数524288 words
字数代码512000
工作模式SYNCHRONOUS
最高工作温度70 °C
最低工作温度
组织512KX18
封装主体材料PLASTIC/EPOXY
封装代码LQFP
封装形状RECTANGULAR
封装形式FLATPACK, LOW PROFILE
并行/串行PARALLEL
峰值回流温度(摄氏度)225
认证状态Not Qualified
座面最大高度1.6 mm
最大供电电压 (Vsup)3.6 V
最小供电电压 (Vsup)3.135 V
标称供电电压 (Vsup)3.3 V
表面贴装YES
技术CMOS
温度等级COMMERCIAL
端子面层TIN LEAD (800)
端子形式GULL WING
端子节距0.65 mm
端子位置QUAD
处于峰值回流温度下的最长时间30
宽度14 mm
Base Number Matches1

文档预览

下载PDF文档
PRELIMINARY
CY7C1360B
CY7C1362B
256K x 36/512K x 18 Pipelined SRAM
Features
• Supports bus operation up to 250 MHz
— Available speed grades are 250, 200, and 166 MHz
• Fully registered inputs and outputs for pipelined
operation
• Single 3.3V power supply
• Supports 3.3V and 2.5V I/Os
• Fast clock-to-output times
— 2.6ns (for 250-MHz device)
— 3.0ns (for 200-MHz device)
— 3.5 ns (for 166-MHz device)
User-selectable burst counter supporting Intel
®
Pentium
®
interleaved or linear burst sequences
Separate processor and controller address strobes
Synchronous self-timed writes
Asynchronous output enable
Single Cycle Chip Deselect
Available as a 100-pin TQFP, 119-Ball BGA, 165-Ball
fBGA
TQFP Available with 3-Chip Enable and 2-Chip Enable
IEEE 1149.1 JTAG-Compatible Boundary Scan
“ZZ” Sleep Mode option and Stop Clock option
All synchronous inputs pass through input registers controlled
by the rising edge of the clock. All data outputs pass through
output registers controlled by the rising edge of the clock.
Maximum access delay from the clock rise is 2.6 ns (250 MHz
device).
The CY7C1360B and CY7C1362B support either the inter-
leaved burst sequence used by the Intel Pentium processor or
a linear burst sequence used by processors such as the
PowerPC™. The burst sequence is selected through the
MODE pin (Pin 31 and ball R3 for the TQFP and BGA
packages, respectively.) Accesses can be initiated by
asserting either the Processor Address Strobe (ADSP) or the
Controller Address Strobe (ADSC) at clock rise. Address
advancement through the burst sequence is controlled by the
ADV input. A 2-bit on-chip wraparound burst counter captures
the first address in a burst sequence and automatically incre-
ments the address for the rest of the burst access.
Byte write operations are qualified with the Byte Write Select
(BW
a,b,c,d
for 1360B and BW
a,b
for 1362B) inputs. A Global
Write Enable (GW) overrides all byte write inputs and writes
data to all four bytes. All writes are conducted with on-chip
synchronous self-timed write circuitry.
Three synchronous Chip Selects (CE
1
, CE
2
, CE
3
) and an
asynchronous Output Enable (OE) provide for easy bank
selection and output three-state control. In order to provide
proper data during depth expansion, OE is masked during the
first clock of a read cycle when emerging from a deselected
state.
Functional Description
The CY7C1360B and CY7C1362B are 3.3V, 256K x 36 and
512K x 18 synchronous-pipelined cache SRAM, respectively.
Logic Block Diagram
CLK
CE
ADV
A
x
D
Data-In REG.
Q
CLK
OUTPUT
REGISTERS
and LOGIC
A
X
DQ
X
DQP
X
BW
X
1360B
A
[17:0]
DQ
a,b,c,d
DQP
a,b,c,d
BW
a,b,c,d
1362B
A
[18:0]
DQ
a,b
DQP
a,b
BW
a,b
GW
CE
1
CE
2
CE
3
BWE
BW
x
MODE
ADSP
ADSC
ZZ
OE
CONTROL
and WRITE
LOGIC
256Kx36/
512Kx18
MEMORY
ARRAY
DQ
x
DQP
x
Selection Table
CY7C1360B-250
CY7C1362B-250
Maximum Access Time
Maximum Operating Current
Commercial
Maximum CMOS Standby Current Commercial
2.6
250
30
CY7C1360B-200
CY7C1362B-200
3.0
220
30
CY7C1360B-166
CY7C1362B-166
3.5
180
30
Unit
ns
mA
mA
Cypress Semiconductor Corporation
Document #: 38-05291 Rev. *A
3901 North First Street
San Jose
CA 95134 • 408-943-2600
Revised August 15, 2002

CY7C1362B-250AC相似产品对比

CY7C1362B-250AC CY7C1360B-250BGC CY7C1360B-250AJC CY7C1362B-250BGC CY7C1362B-250BZC CY7C1362B-250AJC CY7C1360B-250BZC CY7C1360B-250AC
描述 Cache SRAM, 512KX18, 3.4ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100 Cache SRAM, 256KX36, 3.4ns, CMOS, PBGA119, 14 X 22 MM, 2.40 MM HEIGHT, BGA-119 Cache SRAM, 256KX36, 3.4ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100 Cache SRAM, 512KX18, 3.4ns, CMOS, PBGA119, 14 X 22 MM, 2.40 MM HEIGHT, BGA-119 Cache SRAM, 512KX18, 3.4ns, CMOS, PBGA165, 13 X 15 MM, 1.20 MM HEIGHT, FBGA-165 Cache SRAM, 512KX18, 3.4ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100 Cache SRAM, 256KX36, 3.4ns, CMOS, PBGA165, 13 X 15 MM, 1.20 MM HEIGHT, FBGA-165 Cache SRAM, 256KX36, 3.4ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
是否Rohs认证 不符合 不符合 不符合 不符合 不符合 不符合 不符合 不符合
零件包装代码 QFP BGA QFP BGA BGA QFP BGA QFP
包装说明 LQFP, BGA, LQFP, BGA, 13 X 15 MM, 1.20 MM HEIGHT, FBGA-165 LQFP, 13 X 15 MM, 1.20 MM HEIGHT, FBGA-165 LQFP,
针数 100 119 100 119 165 100 165 100
Reach Compliance Code compliant compliant compliant compliant compliant compliant compliant compliant
ECCN代码 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A
最长访问时间 3.4 ns 3.4 ns 3.4 ns 3.4 ns 3.4 ns 3.4 ns 3.4 ns 3.4 ns
其他特性 PIPELINE ARCHITECTURE PIPELINE ARCHITECTURE PIPELINE ARCHITECTURE PIPELINE ARCHITECTURE PIPELINE ARCHITECTURE PIPELINE ARCHITECTURE PIPELINE ARCHITECTURE PIPELINE ARCHITECTURE
JESD-30 代码 R-PQFP-G100 R-PBGA-B119 R-PQFP-G100 R-PBGA-B119 R-PBGA-B165 R-PQFP-G100 R-PBGA-B165 R-PQFP-G100
JESD-609代码 e0 e0 e0 e0 e0 e0 e0 e0
长度 20 mm 22 mm 20 mm 22 mm 15 mm 20 mm 15 mm 20 mm
内存密度 9437184 bit 9437184 bit 9437184 bit 9437184 bit 9437184 bit 9437184 bit 9437184 bit 9437184 bit
内存集成电路类型 CACHE SRAM CACHE SRAM CACHE SRAM CACHE SRAM CACHE SRAM CACHE SRAM CACHE SRAM CACHE SRAM
内存宽度 18 36 36 18 18 18 36 36
功能数量 1 1 1 1 1 1 1 1
端子数量 100 119 100 119 165 100 165 100
字数 524288 words 262144 words 262144 words 524288 words 524288 words 524288 words 262144 words 262144 words
字数代码 512000 256000 256000 512000 512000 512000 256000 256000
工作模式 SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
最高工作温度 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C
组织 512KX18 256KX36 256KX36 512KX18 512KX18 512KX18 256KX36 256KX36
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 LQFP BGA LQFP BGA TBGA LQFP TBGA LQFP
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 FLATPACK, LOW PROFILE GRID ARRAY FLATPACK, LOW PROFILE GRID ARRAY GRID ARRAY, THIN PROFILE FLATPACK, LOW PROFILE GRID ARRAY, THIN PROFILE FLATPACK, LOW PROFILE
并行/串行 PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL
峰值回流温度(摄氏度) 225 NOT SPECIFIED NOT SPECIFIED 220 220 225 220 NOT SPECIFIED
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
座面最大高度 1.6 mm 2.4 mm 1.6 mm 2.4 mm 1.2 mm 1.6 mm 1.2 mm 1.6 mm
最大供电电压 (Vsup) 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V
最小供电电压 (Vsup) 3.135 V 3.135 V 3.135 V 3.135 V 3.135 V 3.135 V 3.135 V 3.135 V
标称供电电压 (Vsup) 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
表面贴装 YES YES YES YES YES YES YES YES
技术 CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
温度等级 COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
端子面层 TIN LEAD (800) TIN LEAD TIN LEAD TIN LEAD Tin/Lead (Sn/Pb) TIN LEAD (800) Tin/Lead (Sn/Pb) TIN LEAD
端子形式 GULL WING BALL GULL WING BALL BALL GULL WING BALL GULL WING
端子节距 0.65 mm 1.27 mm 0.65 mm 1.27 mm 1 mm 0.65 mm 1 mm 0.65 mm
端子位置 QUAD BOTTOM QUAD BOTTOM BOTTOM QUAD BOTTOM QUAD
处于峰值回流温度下的最长时间 30 NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED 30 NOT SPECIFIED NOT SPECIFIED
宽度 14 mm 14 mm 14 mm 14 mm 13 mm 14 mm 13 mm 14 mm
湿度敏感等级 3 - 3 3 3 3 3 3
Base Number Matches 1 1 1 1 1 - - -
厂商名称 - Cypress(赛普拉斯) Cypress(赛普拉斯) Cypress(赛普拉斯) Cypress(赛普拉斯) Cypress(赛普拉斯) Cypress(赛普拉斯) Cypress(赛普拉斯)

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1378  556  812  2834  1444  59  15  52  47  17 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved