Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.
Consult LTC Marketing for information on non-standard lead based finish parts.
For more information on lead free part marking, go to:
http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to:
http://www.linear.com/tapeandreel/
The
l
denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at T
A
= 25°C. V
DD
= 12V unless otherwise noted.
SYMBOL
Supplies
V
DDn
I
DD1
I
DD2
V
DDn(UVL)
V
DDn(HYST)
INTV
CC
INTV
CC(UVL)
INTV
CC(HYST)
ΔV
SENSE(TH)
ΔV
SENSE
Input Supply Range
V
DD1
Input Supply Current
V
DD2
Input Supply Current
Input Supply Undervoltage Lockout
Input Supply Undervoltage Lockout Hysteresis
Internal Regulator Voltage
INTV
CC
Undervoltage Lockout
INTV
CC
Undervoltage Lockout Hysteresis
Circuit Breaker Threshold (V
DD
– V
SENSE
)
Current Limit Voltage (V
DD
– V
SENSE
)
V
FB
= 1.3V
V
FB
= 0V
Start-Up Timer Expired
ΔV
SENSE
= 100mV
V
SENSE
= 12V
V
DD
= 2.9V to 29V
Gate On, V
GATE
= 0V
Gate Off, V
GATE
= 15V
V
GATE
= 15V, (V
DD
– V
SENSE
)n = 200mV
V
DD
– SENSE = 200mV, C
GATE
= 10nF
V
SOURCE
= 2.9V to 29V
V
IN
Rising
I
INTVCC
= 0mA
INTV
CC
Rising
V
DD1
= 12V
V
DD2
= 12V, I
INTVCC
= 0mA
V
DD
Rising
l
l
l
l
l
l
l
l
ELECTRICAL CHARACTERISTICS
PARAMETER
CONDITIONS
MIN
2.9
TYP
MAX
29
UNITS
V
mA
mA
V
mV
V
V
mV
mV
mV
mV
mV
mV
μs
μA
V
μA
mA
mA
0.85
3
2.34
60
3.15
2.55
35
47.5
48.75
46
14
130
10
0
4.7
–8
0.8
2.43
80
3.3
2.64
50
50
50
50
16.6
150
20
20
5.9
–12
1
450
0.5
3.8
1.215
80
2
4.3
1.235
128
7
1.2
4
2.53
100
3.45
2.73
65
52.5
51.25
54
19
165
30
40
6.5
–18
1.5
Current Limit and Circuit Breaker (Both Channels)
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
t
D(OC)
I
SENSE(IN)
Gate Drive
ΔV
GATE
I
GATE(UP)
I
GATE(DN)
I
GATE(LIM)
t
PHL(SENSE)
V
GS(POWERBAD)
Comparator Inputs
V
INPUT(TH)
OC Fault Filter
SENSE
+
/
–
Pin Input Current
External N-Channel Gate Drive
(V
GATE
– V
SOURCE
) (Note 3)
External N-Channel Gate Pull-Up Current
External N-Channel Gate Pull-Down Current
Pull-Down Current from GATE to SOURCE
During OC/UVLO
(V
DD
– SENSE) High to GATE Low
(GATE-SOURCE) Voltage for Power Bad Fault
CONFIG,
EN,
FB, ON, OV and UV Input
Threshold
FB Power Good Hysteresis
1
4.7
1.255
180
20
μs
V
V
mV
mV
4222f
ΔV
CONFIG,EN,ON(HYST)
CONFIG,
EN,
ON Hysteresis
ΔV
FB(HYST)
3
LTC4222
The
l
denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at T
A
= 25°C. V
DD
= 12V unless otherwise noted.
SYMBOL
ΔV
OV(HYST)
ΔV
UV(HYST)
I
(IN)
I
EN(UP)
V
UV(RTH)
ΔV
UV(RHYST)
V
GPIO(TH)
Other Pin Functions
V
GPIO(OL)
I
GPIO(OH)
I
SOURCE
t
P(GATE)
t
D(GATE)
GPIO Output Low Voltage
GPIO Input Leakage Current
SOURCE Input Current
Input (ON, OV, UV,
EN)
to GATE Off
Propagation Delay
GATE Turn-On Delay
ON
UV, OV,
EN
Overcurrent Auto-Retry
I
GPIO
= 5mA, V
DD2
= 2.9V
V
GPIO
= 15V
SOURCE = 15V
l
l
l
l
l
l
l
l
l
l
l
l
ELECTRICAL CHARACTERISTICS
PARAMETER
OV Hysteresis
UV Hysteresis
CONFIG, FB, ON, OV and UV Input Current
EN
Pull-Up Current
UV Reset Threshold Voltage
UV Reset Threshold Hysteresis
GPIO Input Threshold
CONDITIONS
l
l
l
l
l
l
l
MIN
16
60
5
0.36
60
0.8
TYP
24
90
0
10
0.4
125
1
0.25
0
MAX
32
110
±1
20
0.46
180
1.2
0.4
±1
170
5
8
125
6.7
0.22
1.255
110
2.6
58
12.5
0.95
UNITS
mV
mV
μA
μA
V
mV
V
V
μA
μA
μs
μs
ms
s
V
V
μA
μA
N/A
μA
μA
Bits
V
IN
= 3V
V
EN
= 0V
V
UV
Falling
V
GPIO
Rising
70
115
3
4
100
5
0.2
1.235
100
2.15
50
10
0.75
75
4.2
0.18
1.215
90
1.6
38
7.5
0.5
10
V
TIMERL(TH)
V
TIMERH(TH)
I
TIMER(UP)
I
TIMER(DOWN)
I
TIMER(UP/DOWN)
I
SS
ADC
RES
V
FS
Timer Low Threshold
Timer High Threshold
TIMER Pull-Up Current
TIMER Pull-Down Current for OC
Auto-Retry
TIMER Pin OC Auto-Retry Duty Cycle
Soft-Start Ramp Pull-Up Current
Ramping
Waiting for GATE to Slew
l
l
l
Resolution (No Missing Codes)
Full-Scale Voltage (1023 • V
LSB
)
(V
DD
– SENSE)
SOURCE
ADIN
(V
DD
– SENSE)
SOURCE
ADIN
(V
DD
– SENSE)
SOURCE
ADIN
(Note 5)
(V
DD
– SENSE)
SOURCE
ADIN
V
ADIN
= 1.28V
V
ADIN
= 1.28V
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
64
32
1.28
62.5
31.25
1.25
±3
±2
±2
±0.5
±1.5
±1
±1
1
2
0
15
±0.1
mV
V
V
μV
mV
mV
LSB
LSB
LSB
LSB
%
%
%
MΩ
μA
Hz
LSB
LSB Step Size
V
OS
Offset Error
INL
TUE
Integral Nonlinearity
Total Unadjusted Error/Full-Scale Error
R
ADIN
I
ADIN
ADIN Sampling Resistance
ADIN Input Current
Conversion Rate
4222f
4
LTC4222
ELECTRICAL CHARACTERISTICS
SYMBOL
I
2
C Interface
V
ADR(H)
I
ADR(IN,Z)
V
ADR(L)
I
ADR(IN)
V
ALERT(OL)
I
ALERT(OH)
V
SDA,SCL(TH)
I
SDA,SCL(OH)
V
SDA(OL)
I
2
C Interface Timing
f
SCL(MAX)
t
BUF(MIN)
t
HD,STA(MIN)
t
SU,STA(MIN)
t
SU,STO(MIN)
t
HD,DAT(MIN)
t
HD,DATO
t
SU,DAT(MIN)
t
SP
t
RST
C
X
SCL Clock Frequency
Bus Free Time Between Stop/Start Condition
Hold Time After (Repeated) Start Condition
Repeated Start Condition Set-Up Time
Stop Condition Set-Up Time
Data Hold Time (Input)
Data Hold Time (Output)
Data Set-Up Time
Suppressed Spike Pulse Width
Stuck-Bus Reset Time
SCL, SDA Input Capacitance
SCL or SDA Held Low
SDAI Tied to SDAO (Note 5)
50
25
300
Operates with f
SCL
≤ f
SCL(MAX)
400
1000
0.12
100
30
140
30
600
30
110
32
1.3
600
600
600
100
900
600
250
40
10
kHz
μs
ns
ns
ns
ns
ns
ns
ns
ms
pF
ADR0, ADR1, ADR2 Input High Voltage
ADR0, ADR1, ADR2 Hi-Z Input Current
ADR0, ADR1, ADR2 Input Low Voltage
ADR0, ADR1, ADR2 Input Current
ALERT
Output Low Voltage
ALERT
Input Current
SDA, SCL Input Threshold
SDA, SCL Input Current
SDA Output Low Voltage
SCL, SDA = INTV
CC
I
SDA
= 3mA
ADR0, ADR1, ADR2 = 0V, INTV
CC
I
ALERT
= 3mA
ALERT
= INTV
CC
ADR0, ADR1, ADR2 = 0.8V,
INTV
CC
– 0.8V
l
l
l
l
l
l
l
l
l
The
l
denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at T
A
= 25°C. V
DD
= 12V unless otherwise noted.
PARAMETER
CONDITIONS
MIN
INTV
CC
– 0.8
5
0.2
–80
0.2
1.5
1.7
0.2
TYP
INTV
CC
– 0.4
0
0.4
MAX
INTV
CC
– 0.2
–5
0.8
80
0.4
±1
1.9
±1
0.4
UNITS
V
μA
V
μA
V
μA
V
μA
V
Note 1:
Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
Note 2:
All currents into pins are positive, all voltages are referenced to
GND unless otherwise specified.
Note 3:
An internal clamp limits the GATE pin to a minimum of 5V above
SOURCE. Driving this pin to voltages beyond the clamp may damage the
device.
Note 4:
Integral Nonlinearity is defined as the deviation of a code from a
precise analog input voltage. Maximum specifications are limited by the
LSB step size and the single shot measurement. Typical specifications are
measured from 1/4, 1/2, 3/4 areas of the quantization band.
TI技术论坛
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
