电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

RP14100A-CQ256B

产品描述Field Programmable Gate Array, 1377 CLBs, 25000 Gates, 85MHz, CQFP256, CAVITY-UP, CERAMIC, QFP-256
产品类别可编程逻辑器件    可编程逻辑   
文件大小621KB,共38页
制造商Actel
官网地址http://www.actel.com/
下载文档 详细参数 选型对比 全文预览

RP14100A-CQ256B概述

Field Programmable Gate Array, 1377 CLBs, 25000 Gates, 85MHz, CQFP256, CAVITY-UP, CERAMIC, QFP-256

RP14100A-CQ256B规格参数

参数名称属性值
是否Rohs认证不符合
包装说明CAVITY-UP, CERAMIC, QFP-256
Reach Compliance Codecompliant
最大时钟频率85 MHz
CLB-Max的组合延迟3.5 ns
JESD-30 代码S-CQFP-F256
JESD-609代码e0
长度36 mm
可配置逻辑块数量1377
等效关口数量25000
端子数量256
最高工作温度125 °C
最低工作温度-55 °C
组织1377 CLBS, 25000 GATES
封装主体材料CERAMIC, METAL-SEALED COFIRED
封装代码GQFF
封装形状SQUARE
封装形式FLATPACK, GUARD RING
峰值回流温度(摄氏度)225
可编程逻辑类型FIELD PROGRAMMABLE GATE ARRAY
认证状态Not Qualified
座面最大高度3.06 mm
最大供电电压5.5 V
最小供电电压4.5 V
标称供电电压5 V
表面贴装YES
温度等级MILITARY
端子面层TIN LEAD
端子形式FLAT
端子节距0.5 mm
端子位置QUAD
处于峰值回流温度下的最长时间30
宽度36 mm
Base Number Matches1

文档预览

下载PDF文档
Pr el i mi na r y v 1. 2
RadTolerant RAD-PAK
®
Field Programmable Gate Arrays
Featur es
Radiation Characteristics
• Highly Predictable Performance with 100% Automatic
Place and Route
• 100% Resource Utilization with 100% Pin-Locking
• Secure Programming Technology Prevents Reverse
Engineering and Design Theft
• Permanently Programmed for Operation on Power-Up
• Unique In-System Diagnostic and Debug Facility with
Silicon Explorer
• Actel Designer Series Design Tools, Supported by
Cadence, Exemplar, Mentor Graphics, Model Technology,
Synopsys, Synplicity and Viewlogic Design Entry and
Simulation Tools
Gen era l D es cr i pt i on
• RAD-PAK
®
Package Technology from Space Electronics,
Inc.
• Improved Total Ionizing Dose (TID) Survivability
– Can Improve TID 2-10x Over Standard Package
– Can Achieve > 100 KRads (Si) in Some Orbits
• Packages: 172-Pin and 256-Pin RAD-PAK
®
Ceramic Quad
Flat Pack
• Offered as E-Flow (Actel Space Level Flow) and Class B
High Density and Performance
• 16,000 and 20,000 Gates
• 8,000 and 10,000 ASIC Equivalent Gates
• Up to 85 MHz On-Chip Performance
• Up to 228 User I/Os
• Up to Four Fast, Low-Skew Clock Networks
Easy Logic Integration
• Non-Volatile, User Programmable
• Pin-Compatible Commercial Devices Available for
Prototyping
P roduct Fami l y P ro file
Device
Gates
ASIC Equivalent Gates
PLD Equivalent Gates
TTL Equivalent Package
20-Pin PAL Equivalent Packages
Logic Modules
S-Modules
C-Modules
User I/Os
CQFP Package Pin Count
Performance System Speed (Maximum)
Ordering Information
Part Number (Class B)
Part Number (E-Flow)
Commercial Equivalent for Prototyping
Actel builds the most reliable field programmable gate arrays
(FPGAs) in the industry, with overall antifuse reliability
ratings of less than 10 failures-in-time (FITs), corresponding
to a useful life of more than 40 years. Actel FPGAs are
production-proven, with more than five million devices
shipped and more than one trillion antifuses manufactured.
Actel devices are fully tested prior to shipment, with an
out-going defect level of only 122 ppm. (Further reliability
data is available in the “Actel Device Reliability Report” at
http://www.actel.com/hirel).
RP1280A
16,000
8,000
20,000
200
80
1,232
624
608
140
172
40 MHz
RP1280A-CQ172B
RP1280A-CQ172E
A1280A-CQ172C
RP14100A
20,000
10,000
25,000
250
100
1,377
697
680
228
256
60 MHz
RP14100A-CQ256B
RP14100A-CQ256E
A14100A-CQ256C
O cto b e r 1 9 9 9
1
© 1999 Actel Corporation

RP14100A-CQ256B相似产品对比

RP14100A-CQ256B RP14100A-1CQ256B RP14100A-1CQ256E RP14100A-CQ256E RP1280A-1CQG172E
描述 Field Programmable Gate Array, 1377 CLBs, 25000 Gates, 85MHz, CQFP256, CAVITY-UP, CERAMIC, QFP-256 Field Programmable Gate Array, 1377 CLBs, 25000 Gates, 100MHz, CQFP256, CAVITY-UP, CERAMIC, QFP-256 Field Programmable Gate Array, 1377 CLBs, 25000 Gates, 100MHz, CQFP256, CAVITY-UP, CERAMIC, QFP-256 Field Programmable Gate Array, 1377 CLBs, 25000 Gates, 85MHz, CQFP256, CAVITY-UP, CERAMIC, QFP-256 Field Programmable Gate Array, 1232 CLBs, 20000 Gates, 60MHz, CQFP172, CERAMIC, RAD-PAK, QFP-172
包装说明 CAVITY-UP, CERAMIC, QFP-256 CAVITY-UP, CERAMIC, QFP-256 CAVITY-UP, CERAMIC, QFP-256 CAVITY-UP, CERAMIC, QFP-256 CERAMIC, RAD-PAK, QFP-172
Reach Compliance Code compliant compliant compliant unknown compliant
最大时钟频率 85 MHz 100 MHz 100 MHz 85 MHz 60 MHz
CLB-Max的组合延迟 3.5 ns 3 ns 3 ns 3.5 ns 5.2 ns
JESD-30 代码 S-CQFP-F256 S-CQFP-F256 S-CQFP-F256 S-CQFP-F256 S-CQFP-F172
长度 36 mm 36 mm 36 mm 36 mm 29.21 mm
可配置逻辑块数量 1377 1377 1377 1377 1232
等效关口数量 25000 25000 25000 25000 20000
端子数量 256 256 256 256 172
组织 1377 CLBS, 25000 GATES 1377 CLBS, 25000 GATES 1377 CLBS, 25000 GATES 1377 CLBS, 25000 GATES 1232 CLBS, 20000 GATES
封装主体材料 CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED
封装代码 GQFF GQFF GQFF GQFF GQFF
封装形状 SQUARE SQUARE SQUARE SQUARE SQUARE
封装形式 FLATPACK, GUARD RING FLATPACK, GUARD RING FLATPACK, GUARD RING FLATPACK, GUARD RING FLATPACK, GUARD RING
可编程逻辑类型 FIELD PROGRAMMABLE GATE ARRAY FIELD PROGRAMMABLE GATE ARRAY FIELD PROGRAMMABLE GATE ARRAY FIELD PROGRAMMABLE GATE ARRAY FIELD PROGRAMMABLE GATE ARRAY
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
座面最大高度 3.06 mm 3.06 mm 3.06 mm 3.06 mm 3.7084 mm
标称供电电压 5 V 5 V 5 V 5 V 5 V
表面贴装 YES YES YES YES YES
端子形式 FLAT FLAT FLAT FLAT FLAT
端子节距 0.5 mm 0.5 mm 0.5 mm 0.5 mm 0.635 mm
端子位置 QUAD QUAD QUAD QUAD QUAD
宽度 36 mm 36 mm 36 mm 36 mm 29.21 mm
是否Rohs认证 不符合 不符合 不符合 - 符合
JESD-609代码 e0 e0 e0 - e4
峰值回流温度(摄氏度) 225 225 225 - NOT SPECIFIED
端子面层 TIN LEAD TIN LEAD TIN LEAD - GOLD
处于峰值回流温度下的最长时间 30 30 30 - NOT SPECIFIED
Base Number Matches 1 1 1 1 -
EEWORLD下载中心精品资源推荐--学习UCOS必看的三本书
本帖最后由 tiankai001 于 2015-6-29 23:19 编辑 忽然看到论坛里有关于推荐学习UCOS II的一个好帖子(https://bbs.eeworld.com.cn/thread-312978-1-1.html)。 这么好的资源,一定要放到 ......
tiankai001 下载中心专版
tcpmp中如何显示播放区的
各位朋友: 我在修改tcpmp的界面。我定义了一个窗口,已经做过了如下的工作 static const tchar_t ProgramName = T("TCPMP"); static const tchar_t ProgramVersion = #include ......
fang314159 嵌入式系统
MCU晶体旁边电容的作用及振荡电路的分析
绝大多数的MCU爱好者对MCU晶体两边要接一个22pF附近的电容不理解,因为这个电容有些时候是可以不要的。参考很多书籍,讲解的很少,往往提到最多的是起稳定作用,负载电容之类的话,都不是很 ......
火辣西米秀 微控制器 MCU
Virtex II Pro EDK 下载问题
用Virtex II Pro的开发板,想利用xilinx的EDK开发平台实现小程序,就是按键点亮LED灯,硬件系统生成后,在建立软件系统,C代码编译通过后就:--Software -> Generate Libraries and BSPs接下 ......
eeleader FPGA/CPLD
用面包板做调试有点麻烦了,有人用过热转印吗?
好用吗?介绍一下经验吧。...
cakedenny 嵌入式系统
EEWORLD大学堂----嵌入式Linux应用于开发实践
嵌入式Linux应用于开发实践:https://training.eeworld.com.cn/course/4419《嵌入式Linux应用与开发实践》是面向物联网系统集成与维护岗位的课程,也是满足职业岗位任职要求的基本能力课程。通 ......
老白菜 单片机

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 285  1644  458  2631  1272  6  34  10  53  26 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved