电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

HD74LV165ARP

产品描述Parallel In Serial Out, LV/LV-A/LVX/H Series, 8-Bit, Right Direction, Complementary Output, CMOS, PDSO16, EIAJ, SOP-16
产品类别逻辑    逻辑   
文件大小74KB,共16页
制造商Hitachi (Renesas )
官网地址http://www.renesas.com/eng/
下载文档 详细参数 选型对比 全文预览

HD74LV165ARP概述

Parallel In Serial Out, LV/LV-A/LVX/H Series, 8-Bit, Right Direction, Complementary Output, CMOS, PDSO16, EIAJ, SOP-16

HD74LV165ARP规格参数

参数名称属性值
零件包装代码SOIC
包装说明SOP,
针数16
Reach Compliance Codeunknown
计数方向RIGHT
系列LV/LV-A/LVX/H
JESD-30 代码R-PDSO-G16
长度9.9 mm
逻辑集成电路类型PARALLEL IN SERIAL OUT
位数8
功能数量1
端子数量16
最高工作温度85 °C
最低工作温度-40 °C
输出极性COMPLEMENTARY
封装主体材料PLASTIC/EPOXY
封装代码SOP
封装形状RECTANGULAR
封装形式SMALL OUTLINE
传播延迟(tpd)26 ns
认证状态Not Qualified
座面最大高度1.75 mm
最大供电电压 (Vsup)5.5 V
最小供电电压 (Vsup)2 V
表面贴装YES
技术CMOS
温度等级INDUSTRIAL
端子形式GULL WING
端子节距1.27 mm
端子位置DUAL
触发器类型POSITIVE EDGE
宽度3.95 mm
最小 fmax165 MHz
Base Number Matches1

文档预览

下载PDF文档
HD74LV165A
Parallel-Load 8-bit Shift Register
ADE-205-267A (Z)
2nd Edition
March 2001
Description
The HD74LV165A is 8-bit serial shift register shifts data from Q
A
to Q
H
when clocked. Parallel inputs to
each stage are enabled by a low level at the Shift/Load input. Also included is a gated clock input and a
complementary output from the eighth bit.
Clocking is accomplished through a 2-input NOR gate permitting one input to be used as a clock inhibit
function. Holding either of the clock inputs high inhibits clocking, and high enables the other clock input.
Data transfer occurs on the positive going edge of the clock. Parallel loading is inhibited as long as the
Shift/Load input is high. When taken low, data at the parallel inputs is loaded directly into the register
independent of the state of the clock.
Low-voltage and high-speed operation is suitable for the battery-powered products (e.g., notebook
computers), and the low-power consumption extends the battery life.
Features
V
CC
= 2.0 V to 5.5 V operation
All inputs V
IH
(Max.) = 5.5 V (@V
CC
= 0 V to 5.5 V)
All outputs V
O
(Max.) = 5.5 V (@V
CC
= 0 V)
Output current
±6
mA (@V
CC
= 3.0 V to 3.6 V),
±12
mA (@V
CC
= 4.5 V to 5.5 V)

HD74LV165ARP相似产品对比

HD74LV165ARP HD74LV165AFP HD74LV165AFP-EL HD74LV165AT HD74LV165AT-ELL HD74LV165ARP-EL
描述 Parallel In Serial Out, LV/LV-A/LVX/H Series, 8-Bit, Right Direction, Complementary Output, CMOS, PDSO16, EIAJ, SOP-16 Parallel In Serial Out, LV/LV-A/LVX/H Series, 8-Bit, Right Direction, Complementary Output, CMOS, PDSO16, EIAJ, SOP-16 Parallel In Serial Out, LV/LV-A/LVX/H Series, 8-Bit, Right Direction, Complementary Output, CMOS, PDSO16, FP-16DA Parallel In Serial Out, LV/LV-A/LVX/H Series, 8-Bit, Right Direction, Complementary Output, CMOS, PDSO16, TTP-16DA, 16 PIN Parallel In Serial Out, LV/LV-A/LVX/H Series, 8-Bit, Right Direction, Complementary Output, CMOS, PDSO16, TTP-16DA Parallel In Serial Out, LV/LV-A/LVX/H Series, 8-Bit, Right Direction, Complementary Output, CMOS, PDSO16, FP-16DN
零件包装代码 SOIC SOIC SOIC SOIC SOIC SOIC
包装说明 SOP, EIAJ, SOP-16 SOP, TSSOP, TSSOP, SOP,
针数 16 16 16 16 16 16
Reach Compliance Code unknown unknown unknown unknown unknown unknown
计数方向 RIGHT RIGHT RIGHT RIGHT RIGHT RIGHT
系列 LV/LV-A/LVX/H LV/LV-A/LVX/H LV/LV-A/LVX/H LV/LV-A/LVX/H LV/LV-A/LVX/H LV/LV-A/LVX/H
JESD-30 代码 R-PDSO-G16 R-PDSO-G16 R-PDSO-G16 R-PDSO-G16 R-PDSO-G16 R-PDSO-G16
长度 9.9 mm 10.06 mm 10.06 mm 5 mm 5 mm 9.9 mm
逻辑集成电路类型 PARALLEL IN SERIAL OUT PARALLEL IN SERIAL OUT PARALLEL IN SERIAL OUT PARALLEL IN SERIAL OUT PARALLEL IN SERIAL OUT PARALLEL IN SERIAL OUT
位数 8 8 8 8 8 8
功能数量 1 1 1 1 1 1
端子数量 16 16 16 16 16 16
最高工作温度 85 °C 85 °C 85 °C 85 °C 85 °C 85 °C
最低工作温度 -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C
输出极性 COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 SOP SOP SOP TSSOP TSSOP SOP
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE
传播延迟(tpd) 26 ns 26 ns 28 ns 26 ns 28 ns 28 ns
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
座面最大高度 1.75 mm 2.2 mm 2.2 mm 1.2 mm 1.1 mm 1.75 mm
最大供电电压 (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
最小供电电压 (Vsup) 2 V 2 V 2 V 2 V 2 V 2 V
表面贴装 YES YES YES YES YES YES
技术 CMOS CMOS CMOS CMOS CMOS CMOS
温度等级 INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL
端子形式 GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING
端子节距 1.27 mm 1.27 mm 1.27 mm 0.65 mm 0.65 mm 1.27 mm
端子位置 DUAL DUAL DUAL DUAL DUAL DUAL
触发器类型 POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE
宽度 3.95 mm 5.5 mm 5.5 mm 4.4 mm 4.4 mm 3.95 mm
最小 fmax 165 MHz 165 MHz 90 MHz 165 MHz 90 MHz 90 MHz
Base Number Matches 1 1 1 1 1 -

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1728  2489  1099  1470  2536  37  46  23  15  49 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved