电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

MK1443-02STR

产品描述Processor Specific Clock Generator, 100MHz, CMOS, PDSO16, 0.150 INCH, SKINNY, SOIC-16
产品类别嵌入式处理器和控制器    微控制器和处理器   
文件大小64KB,共4页
制造商IDT (Integrated Device Technology)
下载文档 详细参数 全文预览

MK1443-02STR概述

Processor Specific Clock Generator, 100MHz, CMOS, PDSO16, 0.150 INCH, SKINNY, SOIC-16

MK1443-02STR规格参数

参数名称属性值
是否无铅含铅
是否Rohs认证不符合
零件包装代码SOIC
包装说明SOP, SOP16,.25
针数16
Reach Compliance Codeunknown
ECCN代码EAR99
JESD-30 代码R-PDSO-G16
JESD-609代码e0
长度9.9 mm
端子数量16
最高工作温度70 °C
最低工作温度
最大输出时钟频率100 MHz
封装主体材料PLASTIC/EPOXY
封装代码SOP
封装等效代码SOP16,.25
封装形状RECTANGULAR
封装形式SMALL OUTLINE
峰值回流温度(摄氏度)NOT SPECIFIED
电源3.3/5 V
主时钟/晶体标称频率14.318 MHz
认证状态Not Qualified
座面最大高度1.778 mm
最大供电电压5.5 V
最小供电电压3 V
标称供电电压5 V
表面贴装YES
技术CMOS
温度等级COMMERCIAL
端子面层Tin/Lead (Sn/Pb)
端子形式GULL WING
端子节距1.27 mm
端子位置DUAL
处于峰值回流温度下的最长时间NOT SPECIFIED
宽度3.9 mm
uPs/uCs/外围集成电路类型CLOCK GENERATOR, PROCESSOR SPECIFIC
Base Number Matches1

文档预览

下载PDF文档
MK1442/MK1443
SCSI and Ethernet Clock Source
Description
The MK1442/3 are the ideal way to generate clocks for
desktop computer motherboards and LAN
workstations. Using analog Phase-Locked Loop (PLL)
techniques, the devices accept a
14.318 MHz crystal input to produce multiple output
clocks up to 100 MHz. They provide 2XCPU, CPU,
floppy controller, keyboard, system, SCSI and
Ethernet clocks. The MK1442/3 are perfect for new
Pentium™ Processor, PCI bus and 486 systems. The
devices can operate at 5V or 3.3V up to and including
80MHz on the CPU clock.
The devices are identical except the MK1442 has an
Output Enable (OE) pin that tri-states all outputs when
taken low, and the MK1443 has an extra 14.318 MHz
clock.
Features
• Provides exact frequency Ethernet and SCSI clocks
• 5V or 3.3V (up to 80MHz) operation
• Output clock frequencies up to 100 MHz
• Pentium™ Processor compatible timing
• 486 compatible smooth frequency transitions
• Seven or eight output clocks
• Compatible with X86 and 680X0 CPUs
• Skew controlled 2X and 1X CPU to within 250ps
• Packaged in 16 pin skinny SOIC or PDIP
• Duty cycle of 47.5/52.5 up to 66.66 MHz
• Duty cycle of 45/55 up to 100 MHz
• Total of 15 different selectable CPU frequencies
• Tri-state outputs for board level testing
• 25mA drive capability at TTL levels
• Keyboard frequencies of 12MHz (-01),
8MHz (-02), or 16MHz (-03)
• Advanced, low power CMOS process
• MK1442 - output enable
• MK1443 - two 14.318 MHz outputs
Block Diagram
VDD
GND
Output
Buffer
÷2
Output
Buffer
Output
Buffer
Output
Buffer
Output
Buffer
14.318 MHz
crystal
X1
Crystal
Oscillator
X2
Output
Buffer
Output
Buffer
Output
Buffer
2XCPU
CPU
8.00, 12.00,
or 16.00 MHz
24.00 MHz
40.000 MHz
20.000 MHz
14.318 MHz
(MK1443 only)
14.318 MHz
CPUS0
CPUS1
Clock Synthesis
and Control Circuitry
OE (all outputs, MK1442 only)
MDS 1442/3 F
1
Revision 101001
Integrated Circuit Systems, Inc. • 525 Race Street • San Jose • CA • 95126 •(408)297-1201tel • www.icst.com

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2722  525  2856  2801  1311  55  11  58  57  27 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved