2.input AND Gate / CMOS Logic Level Shifter
HD74LV1GT08A_08 | HD74LV1GT08A | HD74LV1GT08ACME | HD74LV1GT08AVSE | |
---|---|---|---|---|
描述 | 2.input AND Gate / CMOS Logic Level Shifter | 2.input AND Gate / CMOS Logic Level Shifter | 2.input AND Gate / CMOS Logic Level Shifter | 2.input AND Gate / CMOS Logic Level Shifter |
厂商名称 | - | Renesas(瑞萨电子) | Renesas(瑞萨电子) | Renesas(瑞萨电子) |
零件包装代码 | - | SOIC | SOIC | SON |
包装说明 | - | TSSOP, | TSSOP, TSSOP5/6,.08 | VSOF, FL5/6,.047,20 |
针数 | - | 5 | 5 | 5 |
Reach Compliance Code | - | compli | compli | compli |
系列 | - | LV/LV-A/LVX/H | LV/LV-A/LVX/H | LV/LV-A/LVX/H |
JESD-30 代码 | - | R-PDSO-G5 | R-PDSO-G5 | R-PDSO-F5 |
JESD-609代码 | - | e6 | e0 | e0 |
长度 | - | 2 mm | 2 mm | 1.6 mm |
逻辑集成电路类型 | - | AND GATE | AND GATE | AND GATE |
功能数量 | - | 1 | 1 | 1 |
输入次数 | - | 2 | 2 | 2 |
端子数量 | - | 5 | 5 | 5 |
最高工作温度 | - | 85 °C | 85 °C | 85 °C |
最低工作温度 | - | -40 °C | -40 °C | -40 °C |
封装主体材料 | - | PLASTIC/EPOXY | PLASTIC/EPOXY | PLASTIC/EPOXY |
封装代码 | - | TSSOP | TSSOP | VSOF |
封装形状 | - | RECTANGULAR | RECTANGULAR | RECTANGULAR |
封装形式 | - | SMALL OUTLINE, THIN PROFILE, SHRINK PITCH | SMALL OUTLINE, THIN PROFILE, SHRINK PITCH | SMALL OUTLINE, VERY THIN PROFILE |
传播延迟(tpd) | - | 9 ns | 14 ns | 14 ns |
认证状态 | - | Not Qualified | Not Qualified | Not Qualified |
座面最大高度 | - | 1.1 mm | 1.1 mm | 0.6 mm |
最大供电电压 (Vsup) | - | 5.5 V | 5.5 V | 5.5 V |
最小供电电压 (Vsup) | - | 4.5 V | 3 V | 3 V |
标称供电电压 (Vsup) | - | 5 V | 3.3 V | 3.3 V |
表面贴装 | - | YES | YES | YES |
技术 | - | CMOS | CMOS | CMOS |
温度等级 | - | INDUSTRIAL | INDUSTRIAL | INDUSTRIAL |
端子形式 | - | GULL WING | GULL WING | FLAT |
端子节距 | - | 0.65 mm | 0.65 mm | 0.5 mm |
端子位置 | - | DUAL | DUAL | DUAL |
宽度 | - | 1.25 mm | 1.25 mm | 1.2 mm |
电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved