HD74LS258
Quadruple 2-line-to-1-line Data Selectors / Multiplexers
(with three-state outputs)
REJ03D0470–0300
Rev.3.00
Jul.15.2005
This multiplexer features three-state outputs that can interface directly with and drive data lines of bus-organized
systems. With all but one of the common outputs disabled (at a high-impedance state) the low impedance of the single
enabled output will drive the bus line to a high or low logic level.
To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the output-
enable circuitry is designed such that the output disable times are shorter than the output enable times.
Features
•
Ordering Information
Part Name
HD74LS258FPEL
Package Type
SOP-16 pin (JEITA)
Package Code
(Previous Code)
PRSP0016DH-B
(FP-16DAV)
Package
Abbreviation
FP
Taping Abbreviation
(Quantity)
EL (2,000 pcs/reel)
Pin Arrangement
Select
1A
Inputs
1B
Output 1Y
2A
Inputs
2B
Output 2Y
GND
1
S
2
3
4
5
6
7
8
1A
1B
1Y
2A
2B
2Y
3Y
G
4A
4B
4Y
3A
3B
16
15
14
13
12
11
10
9
V
CC
Output
Control
4A
Inputs
4B
4Y Output
3A
Inputs
3B
3Y Output
(Top view)
Rev.3.00, Jul.15.2005, page 1 of 6
HD74LS258
Function Table
Inputs
OC
H
L
L
L
L
S
X
L
L
H
H
A
X
L
H
X
X
B
X
X
X
L
H
Output
Y
Z
H
L
H
L
Note: H; high level, L; low level, X; irrelevant, Z; off (high-impedance) state of a 3-state output
Block Diagram
Output
Control
1A
1B
2A
2B
3A
3B
4A
4B
4Y
3Y
2Y
1Y
S
Absolute Maximum Ratings
Item
Supply voltage
Input voltage
Power dissipation
Storage temperature
Symbol
V
CC
V
IN
P
T
Tstg
Ratings
7
7
400
–65 to +150
Unit
V
V
mW
°C
Note: Voltage value, unless otherwise noted, are with respect to network ground terminal.
Recommended Operating Conditions
Item
Supply voltage
Output current
Operating temperature
Symbol
V
CC
I
OH
I
OL
Topr
Min
4.75
—
—
–20
Typ
5.00
—
—
25
Max
5.25
–2.6
8
75
Unit
V
mA
mA
°C
Rev.3.00, Jul.15.2005, page 2 of 6
HD74LS258
Electrical Characteristics
(Ta = –20 to +75 °C)
Item
Input voltage
Symbol
V
IH
V
IL
V
OH
Output voltage
V
OL
Output Current
S
except S
S
Input
current
except S
S
except S
Short-circuit output current
All outputs high
Supply
All outputs low
current**
All outputs off
Input clamp voltage
I
OZH
I
OZL
I
IH
I
IL
I
I
I
OS
I
CC
V
IK
min.
2.0
—
2.4
—
—
—
—
—
—
—
—
—
—
–30
—
—
—
—
typ.*
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
max.
—
0.8
—
0.4
0.5
20
–20
40
20
–0.8
–0.4
0.2
0.1
–130
7
11
12
–1.5
Unit
V
V
V
V
V
µA
µA
µA
µA
mA
mA
mA
mA
mA
mA
mA
mA
V
Condition
V
CC
= 4.75 V, V
IH
= 2 V, V
IL
= 0.8 V,
I
OH
= –2.6 mA
I
OL
= 4 mA V
CC
= 4.75 V, V
IH
= 2 V,
I
OL
= 8 mA V
IL
= 0.8 V
V
CC
= 5.25 V, V
IH
= 2 V, V
O
= 2.4 V
V
CC
= 5.25 V, V
IH
= 2 V, V
O
= 0.4 V
V
CC
= 5.25 V, V
I
= 2.7 V
V
CC
= 5.25 V, V
I
= 0.4 V
V
CC
= 5.25 V, V
I
= 7 V
V
CC
= 5.25 V
V
CC
= 5.25 V
V
CC
= 4.75 V, I
IN
= –18 mA
Notes: * V
CC
= 5 V, Ta = 25°C
** I
CC
is measured with all outputs open and all possible inputs grounded while achieving the stated output
conditions.
Switching Characteristics
(V
CC
= 5 V, Ta = 25°C)
Item
Symbol
t
PLH
t
PHL
t
PLH
t
PHL
t
ZH
t
ZL
t
HZ
t
LZ
Inputs
A, B
S
OC
OC
Output
Y
Y
Y
Y
min.
—
—
—
—
—
—
—
—
typ.
12
12
14
14
20
20
18
16
max.
18
18
21
21
30
30
30
25
Unit
ns
ns
ns
ns
C
L
= 5 pF,
R
L
= 2 kΩ
C
L
= 15 pF,
R
L
= 2 kΩ
Condition
Propagation delay time
Output enable time
Output disable time
Rev.3.00, Jul.15.2005, page 3 of 6
HD74LS258
Testing Method
Test Circuit
V
CC
Output
R
L
4.5V
1Y
1A
1B
2A
2B
3A
3B
4A
4B
G
S
S
1
Load circuit 1
5kΩ
C
L
Output
2Y
Output
3Y
Output
4Y
S
2
Input
P.G.
Z
out
= 50Ω
See Function Table
Same as Load Circuit 1.
Same as Load Circuit 1.
Same as Load Circuit 1.
Notes:
1. C
L
includes probe and jig capacitance.
2. All diodes are 1S2074(H).
Waveforms 1
t
TLH
90%
1.3 V
10%
t
PLH
t
THL
90%
1.3 V
10%
t
PHL
V
OH
Waveform A
S
1
and
S
2
closed
t
PHL
1.3 V
t
PLH
V
OH
1.3 V
1.3 V
V
OL
1.3 V
V
OL
3V
0V
Input
Waveform B
S
1
and
S
2
closed
Note:
Input pulse; t
TLH
≤
15 ns, t
THL
≤
6 ns, PRR = 1 MHz, duty cycle = 50%
Rev.3.00, Jul.15.2005, page 4 of 6
HD74LS258
Waveforms 2
t
THL
Output
Control
Input
90%
1.3V
t
TLH
90%
1.3V
3V
0V
t
LZ
S
1
and,
S
2
closed
10%
t
ZL
4.5V
S
1
closed,
S
2
open
10%
Waveform A
1.3V
t
HZ
0.5V
1.5V
V
OL
t
ZH
Waveform B
V
OH
S
1
open,
S
2
closed
1.3V
0V
1.5V
0.5V
S
1
and, S
2
closed
Notes:
1. Input pulse; t
TLH
≤
15 ns, t
THL
≤
6 ns, PRR = 1 MHz, duty cycle = 50%
2. Waveform A is for an output with internal conditions such that the output is low except when
disabled by the output control.
3. Waveform B is for an output with internal conditions such that the output is high except when
disabled by the output control.
Rev.3.00, Jul.15.2005, page 5 of 6
stm32/stm8
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
