Datasheet> 器件分类 > 存储> 存储> 72P51559L5BB8

文档预览

72P51559L5BB8: 产品描述PBGA-256, Reel; 产品类别存储存储; 文件大小830KB，共87页; 制造商IDT (Integrated Device Technology)

下载文档详细参数全文预览

72P51559L5BB8概述

PBGA-256, Reel

72P51559L5BB8规格参数

参数名称	属性值
Brand Name	Integrated Device Technology
是否无铅	含铅
是否Rohs认证	不符合
零件包装代码	PBGA
包装说明	BGA, BGA256,16X16,40
针数	256
制造商包装代码	BB256
Reach Compliance Code	not_compliant
ECCN代码	EAR99
最长访问时间	3.6 ns
最大时钟频率 (fCLK)	200 MHz
周期时间	5 ns
JESD-30 代码	S-PBGA-B256
JESD-609代码	e0
长度	17 mm
内存密度	2359296 bit
内存集成电路类型	OTHER FIFO
内存宽度	36
湿度敏感等级	3
功能数量	1
端子数量	256
字数	65536 words
字数代码	64000
工作模式	SYNCHRONOUS
最高工作温度	70 °C
最低工作温度
组织	64KX36
可输出	YES
封装主体材料	PLASTIC/EPOXY
封装代码	BGA
封装等效代码	BGA256,16X16,40
封装形状	SQUARE
封装形式	GRID ARRAY
并行/串行	PARALLEL
峰值回流温度（摄氏度）	225
电源	1.8 V
认证状态	Not Qualified
座面最大高度	3.5 mm
最大待机电流	0.1 A
最大压摆率	0.15 mA
最大供电电压 (Vsup)	1.9 V
最小供电电压 (Vsup)	1.7 V
标称供电电压 (Vsup)	1.8 V
表面贴装	YES
技术	CMOS
温度等级	COMMERCIAL
端子面层	Tin/Lead (Sn63Pb37)
端子形式	BALL
端子节距	1 mm
端子位置	BOTTOM
处于峰值回流温度下的最长时间	20
宽度	17 mm
Base Number Matches	1

文档预览

下载PDF文档

全文
预览

1.8V MULTI-QUEUE FLOW-CONTROL DEVICES

(32 QUEUES) 36 BIT WIDE CONFIGURATION

589,824 bits

1,179,648 bits

2,359,296 bits

4,718,592 bits

IDT72P51539

IDT72P51549

IDT72P51559

IDT72P51569

FEATURES

•

Choose from among the following memory density options:

IDT72P51539



Total Available Memory = 589,824 bits

IDT72P51549



Total Available Memory = 1,179,648 bits

IDT72P51559



Total Available Memory = 2,359,296 bits

IDT72P51569



Total Available Memory = 4,718,592 bits

Configurable from 1 to 32 Queues

Default configuration of 32 or 16 symmetrical queues

Default multi-queue device configurations

– IDT72P51539: 512 x 36 x 32Q

– IDT72P51549: 1,024 x 36 x 32Q

– IDT72P51559: 2,048 x 36 x 32Q

– IDT72P51569: 4,096 x 36 x 32Q

Default configuration can be augmented via the queue address

bus

Number of queues and individual queue sizes may be

configured at master reset though serial programming

200 MHz High speed operation (5ns cycle time)

3.6ns access time

Independent Read and Write access per queue

•

User Selectable Bus Matching Options:

– x36 in to x36 out

– x18 in to x36 out

– x9 in to x36 out

– x36in to x18out

– x18 in to x18 out

– x9 in to x18 out

– x36in to x9out

– x18 in to x9 out

– x9 in to x9 out

User selectable I/O: 1.5V HSTL, 1.8V eHSTL, or 2.5V LVTTL

100% Bus Utilization, Read and Write on every clock cycle

Selectable First Word Fall Through (FWFT) or IDT standard

mode of operation

Ability to operate on packet or word boundaries

Mark and Re-Write operation

Mark and Re-Read operation

Individual, Active queue flags (OR /

EF, IR

FF, PAE, PAF, PR)

8 bit parallel flag status on both read and write ports

Direct or polled operation of flag status bus

Expansion of up to 256 queues and/or 32Mb logical configura-

tion using up to 8 multi-queue devices in parallel

JTAG Functionality (Boundary Scan)

Available in a 256-pin PBGA, 1mm pitch, 17mm x 17mm

HIGH Performance submicron CMOS technology

Industrial temperature range (-40°C to +85°C) is available

Green parts available, see Ordering Information

FUNCTIONAL BLOCK DIAGRAM

MULTI-QUEUE FLOW-CONTROL DEVICE

WADEN

FSTR

WRADD

WEN

WCLK

WCS

READ CONTROL

Q31

RADEN

ESTR

RDADD

WRITE CONTROL

Q30

REN

RCLK

RCS

Q29

Din

Qout

x36, 18 or x9

DATA IN

x36, x18 or x9

DATA OUT

READ FLAGS

EF/OR

PAE

PAEn

WRITE FLAGS

FF/IR

PAF

PAFn

PRn

6715 drw01

IDT and the IDT logo are trademarks of Integrated Device Technology, Inc

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

2005

AUGUST 2005

DSC-6715/3

IDT72P51539/72P51549/72P51559/72P51569 1.8V, MQ FLOW-CONTROL DEVICES

(32 QUEUES) 36 BIT WIDE CONFIGURATION 589, 824, 1,179,648, 2,359,296, and 4,718,592

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

Table of Contents

Features ........................................................................................................................................................................................................................ 1

Description ................................................................................................................................................................................................................... 5

Pin configuration ......................................................................................................................................................................................................... 7

Detailed Description .................................................................................................................................................................................................... 8

Pin Descriptions ......................................................................................................................................................................................................... 10

Pin number table ........................................................................................................................................................................................................ 16

Recommended DC operating conditions ................................................................................................................................................................ 17

Absolute maximum ratings ........................................................................................................................................................................................ 17

DC electrical characteristics ..................................................................................................................................................................................... 18

AC electrical characteristics ...................................................................................................................................................................................... 20

Functional description .............................................................................................................................................................................................. 22

Serial Programming .............................................................................................................................................................................................. 23

Default Programming ............................................................................................................................................................................................ 23

Parallel Programming ........................................................................................................................................................................................... 23

Queue Description ..................................................................................................................................................................................................... 25

Configuration of the IDT Multi-queue flow-control device ....................................................................................................................................... 25

Standard mode operation ..................................................................................................................................................................................... 26

Read Queue Selection and Read Operation ......................................................................................................................................................... 27

Switching Queues on the Write Port ...................................................................................................................................................................... 29

Switching Queues on the Read Port ..................................................................................................................................................................... 31

Flag Description ......................................................................................................................................................................................................... 42

PAFn Flag Bus Operation ..................................................................................................................................................................................... 42

Full Flag Operation ............................................................................................................................................................................................... 42

Empty or Output Ready Flag Operation (EF/OR) .................................................................................................................................................. 42

Almost Full Flag .................................................................................................................................................................................................... 43

Almost Empty Flag ................................................................................................................................................................................................ 43

Packet Ready Flag ............................................................................................................................................................................................... 47

Packet Mode Demarcation bits .............................................................................................................................................................................. 49

JTAG Interface ............................................................................................................................................................................................................ 82

JTAG AC electrical characteristics ............................................................................................................................................................................ 86

Ordering Information ................................................................................................................................................................................................. 87

List of Tables

Table 1 — Device programming mode comparison ........................................................................................................................................................ 22

Table 2 — Setting the queue programming mode during master reset ............................................................................................................................. 22

Table 3 — Mode Configuration ...................................................................................................................................................................................... 25

Table 4 — Write Address Bus, WRADD[7:0] ................................................................................................................................................................... 26

Table 5 — Read Address Bus, RDADD[7:0] .................................................................................................................................................................. 27

Table 6 — Write Queue Switch Operation ...................................................................................................................................................................... 30

Table 7 — Read Queue Switch Operation ..................................................................................................................................................................... 32

Table 8 — Same Queue Switch ..................................................................................................................................................................................... 32

Table 9 — Flag operation boundaries and Timing .......................................................................................................................................................... 45

Table 10 — Packet Mode Valid Byte for x36 bit word configuration ................................................................................................................................. 48

Table 11 — Bus-Matching Set-Up .................................................................................................................................................................................. 52

AUGUST 4, 2005

IDT72P51539/72P51549/72P51559/72P51569 1.8V, MQ FLOW-CONTROL DEVICES

(32 QUEUES) 36 BIT WIDE CONFIGURATION 589, 824, 1,179,648, 2,359,296, and 4,718,592

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

List of Figures

Figure 1. Multi-Queue Flow-Control Device Block Diagram .............................................................................................................................................. 6

Figure 2a. AC Test Load ................................................................................................................................................................................................ 19

Figure 2b. Lumped Capacitive Load, Typical Derating ................................................................................................................................................... 19

Figure 3. Reference Signals .......................................................................................................................................................................................... 22

Figure 4. Device Programming Hierarchy ..................................................................................................................................................................... 24

Figure 5. IDT Standard mode illustrated (Read Port) ..................................................................................................................................................... 25

Figure 6. First Word Fall Through (FWFT) mode illustrated (Read Port) ........................................................................................................................ 25

Figure 7. Write Port Switching Queues Signal Sequence ................................................................................................................................................ 29

Figure 8. Switching Queues Bus Efficiency ..................................................................................................................................................................... 29

Figure 9. Simultaneous Queue Switching ....................................................................................................................................................................... 30

Figure 10. Read Port Switching Queues Signal Sequence ............................................................................................................................................. 31

Figure 11. Switching Queues Bus Efficiency ................................................................................................................................................................... 31

Figure 12. Simultaneous Queue Switching ..................................................................................................................................................................... 32

Figure 13. MARK and Re-Write Sequence .................................................................................................................................................................... 33

Figure 14. MARK and Re-Read Sequence ................................................................................................................................................................... 33

Figure 15. MARKing a Queue in Packet Mode - Write Queue MARK ............................................................................................................................. 34

Figure 16. MARKing a Queue in Packet Mode - Read Queue MARK ............................................................................................................................ 34

Figure 17. UN-MARKing a Queue in Packet Mode - Write Queue UN-MARK ................................................................................................................ 35

Figure 18. UN-MARKing a Queue in Packet Mode - Read Queue UN-MARK ............................................................................................................... 35

Figure 19. MARKing a Queue in FIFO Mode - Write Queue MARK ............................................................................................................................... 37

Figure 20. MARKing a Queue in FIFO Mode - Read Queue MARK .............................................................................................................................. 37

Figure 21. UN-MARKing a Queue in FIFO Mode - Write Queue UN-MARK .................................................................................................................. 38

Figure 22. UN-MARKing a Queue in FIFO Mode - Read Queue UN-MARK ................................................................................................................. 38

Figure 23. Leaving a MARK active on the Write Port ...................................................................................................................................................... 39

Figure 24. Leaving a MARK active on the Read Port ..................................................................................................................................................... 39

Figure 25. Inactivating a MARK on the Write Port Active ................................................................................................................................................. 40

Figure 26. Inactivating a MARK on the Read Port Active ................................................................................................................................................ 40

Figure 27. 36bit to 36bit word configuration .................................................................................................................................................................... 49

Figure 28. 36bit to 18bit word configuration .................................................................................................................................................................... 49

Figure 29. 36bit to 9bit word configuration ...................................................................................................................................................................... 49

Figure 30. 18bit to 36bit word configuration .................................................................................................................................................................... 50

Figure 31. 18bit to 18bit word configuration .................................................................................................................................................................... 50

Figure 32. 18bit to 9bit word configuration ...................................................................................................................................................................... 50

Figure 33. 9bit to 36bit word configuration ...................................................................................................................................................................... 51

Figure 34. 9bit to 18bit word configuration ...................................................................................................................................................................... 51

Figure 35. 9bit to 9bit word configuration ........................................................................................................................................................................ 51

Figure 36. Bus-Matching Byte Arrangement ................................................................................................................................................................... 53

Figure 37. Master Reset ................................................................................................................................................................................................ 54

Figure 38. Default Programming .................................................................................................................................................................................... 55

Figure 39. Parallel Programming ................................................................................................................................................................................... 56

Figure 40. Queue Programming via Write Address Bus .................................................................................................................................................. 57

Figure 41. Queue Programming via Read Address Bus ................................................................................................................................................. 57

Figure 42. Serial Port Connection for Serial Programming .............................................................................................................................................. 57

Figure 43. Serial Programming ...................................................................................................................................................................................... 58

Figure 44. Write Queue Select, Write Operation and Full Flag Operation ........................................................................................................................ 59

Figure 45. Write Queue Select and Mark ....................................................................................................................................................................... 60

Figure 46. Write Operations in First Word Fall Through mode ....................................................................................................................................... 61

Figure 47. Full Flag Timing in Expansion Configuration .................................................................................................................................................. 62

Figure 48. Read Queue Select, Read Operation (IDT mode) ......................................................................................................................................... 63

Figure 49. Read Queue Select, Read Operation (FWFT mode) ..................................................................................................................................... 64

Figure 50. Read Queue Select and Mark (IDT mode) .................................................................................................................................................... 65

Figure 51. Output Ready Flag Timing (In FWFT Mode) ................................................................................................................................................. 66

Figure 52. Read Queue Selection with Read Operations (IDT mode) ............................................................................................................................. 67

Figure 53. Read Queue Select, Read Operation and OE Timing .................................................................................................................................... 68

Figure 54. Writing in Packet Mode during a Queue change ............................................................................................................................................ 69

AUGUST 4, 2005

IDT72P51539/72P51549/72P51559/72P51569 1.8V, MQ FLOW-CONTROL DEVICES

(32 QUEUES) 36 BIT WIDE CONFIGURATION 589, 824, 1,179,648, 2,359,296, and 4,718,592

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

List of Figures (Continued)

Figure 55. Reading in Packet Mode during a Queue change ......................................................................................................................................... 70

Figure 56. Writing Demarcation Bits (Packet Mode) ........................................................................................................................................................ 71

Figure 57. Data Output (Receive) Packet Mode of Operation ......................................................................................................................................... 72

Figure 58. Almost Full Flag Timing and Queue Switch .................................................................................................................................................... 73

Figure 59. Almost Full Flag Timing ................................................................................................................................................................................. 73

Figure 60. Almost Empty Flag Timing and Queue Switch (FWFT mode) ......................................................................................................................... 74

Figure 61. Almost Empty Flag Timing ............................................................................................................................................................................. 74

Figure 62.

PAEn/PRn

- Direct Mode - Status Word Selection ......................................................................................................................................... 75

Figure 63.

PAFn

- Direct Mode - Status Word Selection ................................................................................................................................................. 75

Figure 64.

PAEn

- Direct Mode, Flag Operation ............................................................................................................................................................. 76

Figure 65.

PAFn

- Direct Mode, Flag Operation ............................................................................................................................................................. 77

Figure 66.

PAFn

Bus - Polled Mode .............................................................................................................................................................................. 78

Figure 67. Expansion using ID codes ............................................................................................................................................................................ 79

Figure 68. Expansion using

WCS/RCS

......................................................................................................................................................................... 80

Figure 69. Expansion Connection Read Chip Select (RCS) ........................................................................................................................................... 81

Figure 70. Expansion Connection Write Chip Select (WCS) ........................................................................................................................................... 81

Figure 71. Boundary Scan Architecture ......................................................................................................................................................................... 82

Figure 72. TAP Controller State Diagram ....................................................................................................................................................................... 83

Figure 73. Standard JTAG Timing .................................................................................................................................................................................. 86

AUGUST 4, 2005

推荐资源

【正在直播】恩智浦Thread/BLE双模技术讲座（含KW41大赛颁奖）: 点此进入直播间，恩智浦资深工程师演讲进行中（Thread/BLE双模技术讲座），欢迎大家前来提问，之前堆积的问题，大家都发到问答区喽，已经有工程师进行在线答疑了{:1_123:} 搬起小板凳，速 ......; nmg 单片机

请教Tornado2.2 for powerpc 无法创建vxworks Boot ROM问题: 我是vxworks5.5.1的初学者，我在WINXP SP2下通过光盘镜像安装了Tornado2.2 for powerpc ,启动Tornado后想创建从软盘引导的Boot ROM,但对话框中的BSP只有"templatePpc",tool中没有任何选项，我选 ......; annarongr 实时操作系统RTOS

上传一个HDD/PLAYER/ESS方案: 上传一个HDD/PLAYER/ESS方案,可惜没有SCH,用PADS2005打开,ASC可以用PROTEL99导入....; makey 嵌入式系统

arm开发难度确实很大，但是工资却...: arm开发难度确实很大，英文要好，能看懂电路图，可以写汇编和c，还要懂操作系统，makefile等。但是工资却不高。...; shouyuxu ARM技术

招聘深度学习算法兼职讲师: 中科信软科技有限公司（简称中科信软）培训中心依托中国科学院强大技术人才优势，以国内绝对领先的师资力量，根据企事业单位的实用需求，通过定制培训方案，提供各种技术及管理培训，将企事业单 ......; nobody133 求职招聘

请教Globalsize,GlobalLock,GlobalUnlock: Globalsize,GlobalLock,GlobalUnlock在EVC下可以用什么取代这些函数啊希望大家可以帮我指点指点...; 李红磊嵌入式系统

STM32中断编程三步曲教你弄会中断设置以及中断优先级设置

中断作为stm32中必不可少的一个功能，其重要性是不言而喻的因此把中断学习好是根本。　　所以今天就来好好啃一下中断配置的知识，俗话说：磨刀不误砍柴工。问题是什么呢?项目中我用到了一个触摸键盘TTP229，结果在测试键盘时，不能够输入密码?最终，调试出bug就是由于中断优先级的影响。　　本项目使用到的是STM32F030C8型号的MCU，我们可以从官方下载到的标准库文件中的启动汇编文件中...[详细]
马斯克：特斯拉FSD V14驾驶表现将优于人类司机，它“感觉像是有生命的”

8月24日消息，特斯拉CEO埃隆· 马斯克透露了即将发布的FSD V14的相关信息，他表示V14的驾驶表现将优于人类司机。特斯拉FSD负责人阿肖克去年曾表示，FSD在2024年初的12.5版本相比年初已有100倍提升，而V13版本预计可实现1000倍的进步。用户@jamesdouma推测，如果V14在初期测试阶段的表现如马斯克所言，相比现有的V13有明显提升，那么成熟后的V14可能会使FSD进...[详细]
未来福特汽车或将实现用户远程控制

据外媒报道，福特汽车（Ford Motor）已向美国专利社保局（USPTO）申请一项远程车辆控制系统专利，该系统可能用于未来的福特汽车。该专利于2020年11月24日提交，于2025年8月19日发布，序列号为1239078。图片来源： USPTO 福特汽车近期已多次探索为其车辆添加远程功能，并已申请多项专利，例如远程操控系统和车辆远程控制系统，这些系统都能让车主在不在车内的情况下控制...[详细]
什么是线扫工业镜头？线扫镜头有哪些作用？

线扫镜头是一种与线扫相机搭配使用的工业镜头，成像原理是利用线性传感器将工件的图像拍摄下来，并进行数字信号处理来达到高精度的成像效果。本质上说，线扫镜头跟面阵镜头没有区别。线扫镜头的特点是最大像面尺寸比较大，它能够在高速运动的物体上进行图像捕捉，具有高速的扫描频率和快速的曝光时间。线扫镜头通常具有较小的视场角度，但能够提供高分辨率和优秀的图像质量。普密斯线扫工业镜头的分辨率更高，采样速度也...[详细]
基于NiosⅡ+SOPC的LCD显示系统设计

Nios Ⅱ是一种可配置的16/32位RISC处理器，它结合丰富的外设专用指令和硬件加速单元可以低成本地提供极度灵活和功能强大的 SOPC 系统，开发者根据实际需要自行整合。ALTEra 公司所有主流FPGA 器件都支持Nios Ⅱ。将LCD驱动与Nios Ⅱ相结合可以得到一个扩展性强、通用的IP核，从而解决不同型号液晶屏之间的驱动差异问题。 1 NiosⅡ 软核处理器和 SOPC 设...[详细]
电动汽车的加速度能比得过燃油车吗

新能源纯电汽车，无论是从0起步还是行进间加速，它的加快一般都比同级别的燃油车要快。究其原因很多人认为只是因为马达扭矩相比燃油发动机更大，马达瞬间爆发扭矩和燃油车叠加扭矩输出，百公里提速时间多数在5-7秒。但为何会出现这种状况呢？新能源电动汽车，英语：（newenergyelectricvehicles）新能源电动汽车的构成包括：电能动力驱动及控制系统、驱动力传动等机械系统、做成既定任务的工作装置...[详细]
萨里大学发明新型人工智能系统或将改变自动驾驶汽车在无GPS情况下的导航方式

据外媒报道，萨里大学（University of Surrey）的研究人员开发出一种无需依赖GPS即可在人口密集的城市地区精确定位设备位置的人工智能系统。该系统可将定位误差从734米缩小到22米以内，这对于自动驾驶汽车和救援车辆等技术的发展意义重大。图片来源：萨里大学在发表于《IEEE Robotics and Automation Letters》的论文中，研究人员介绍了PEn...[详细]
英飞凌低噪声放大器在无线数据接收中的应用

　　2014年6月，工信部向联通和电信颁发4G FD-LTE牌照，加上在此之前发放给移动、联通、电信的4G TD-LTE牌照，这意味着国内三大运营商全面进入4G商用化时代，同时各大手机制造商纷纷推出多模、多频的LTE手机和终端，目前国内LTE用户规模已经达到5,000万。　　相对于3G而言，4G LTE能够提供更大的信道容量，手机用户可以享用更高的数据下载速率，在FD-LTE 20MHz...[详细]
关于电动汽车在日常使用时的一些注意事项

电动车自燃的诱因基本上分为三种：第一种，碰撞事故而导致电池组件受到穿刺等致命的伤害，部分电池电解液与负极发生反应，随之正极和电解质都会发生分解，从而导致大规模短路并造成热失控起火燃烧；第二种，诱因则是外部温度过高或者电池组内部出现散热问题导致自燃，这里面一般对于温控系统有关，温控系统故障导致过热而产生自燃情况。最后一种，则是化学诱因，这与此前某品牌手机出现大规模爆炸的原理类似，都是由...[详细]
储能设备的人机交互模块需要符合什么要求？

1、易于使用：人机交互模块应该设计得简单明了，使用户能够轻松地操作和设置储能设备。 2、易于维护：人机交互模块应该设计得易于维护，以便用户能够快速和方便地检查和修理储能设备。 3、可靠性高：人机交互模块应该设计得可靠，以确保储能设备能够长时间运行，并且不会出现故障。 4、数据记录：人机交互模块应该能够记录储能设备的运行数据，以便用户能够监视和跟踪储能设备的工作情况。 5、安全性：人机交互模块应该...[详细]
控制UPS逆变器的三种方法，响应速度快

ups是指不间断电源，包含能量存储设备。主要用于为一些对电力稳定性要求较高的设备提供不间断电源。控制UPS逆变器的三种方法当市电输入正常时，ups将向负载提供市电电压调节器。此时，ups是一个交流电压调节器，它也为机器中的电池充电。逆变器是ups的心脏。它将直流电转换成用户所需的交流电。对于ups来说，逆变器输出电压的质量决定了ups的整体性能。以下是对的3种控制方法的简要介绍up...[详细]
如何在众多型号中选择最适合的SMT贴片机

在电子制造业中，表面贴装技术（SMT）贴片机是生产线的核心设备。然而，市场上有许多不同型号的SMT贴片机，选择最适合自己需求的设备，需要从多个方面进行深入考虑。以下是需要考虑的几个关键因素。产能需求首先，需要考虑的是生产线的产能需求。不同型号的SMT贴片机在贴装速度和能力方面有所不同，例如一些高端机型可以在一小时内完成数十万个元件的贴装，而一些基础机型可能只能处理数千个。如果您的生产需求...[详细]
未按要求上报自动驾驶相关交通事故，特斯拉面临美交通部门调查

8 月 22 日消息，据美国 CNBC 今日报道，美国国家公路交通安全管理局（NHTSA）正对特斯拉发起调查，后者被质疑是否未按规定及时上报涉及其自动驾驶系统的交通事故。 NHTSA 在文件中指出，特斯拉的多份事故报告比事故发生晚了数月才提交。特斯拉解释称，这是数据收集系统出现问题所致，目前已修复。按规定，车企必须在知晓事故五天内上报。NHTSA 将通过一次“审计查询”来确认特斯拉是否合规，并...[详细]
串联逆变器与并联逆变电源有什么不同，先开通后关断

串联逆变器和并联逆变器的区别在于使用不同的振荡电路。串联逆变器将L、R和c串联，并联逆变器将L、R和c并联。串联逆变器与并联逆变电源有哪些区别串联逆变器的负载电路具有低阻抗。需要电压源电源，大滤波电容器应并联在DC电源端子上。如果逆变器发生故障，由于浪涌电流大，很难提供保护。并联逆变器的负载电路呈现高阻抗，需要电流源供电。大型电抗器应串联在DC电力终端。如果逆变器发生故障，很容易提...[详细]
虹科干货 | 简单几步教您使用工业树莓派实现HTTP协议数据上传至云平台

HTTP是超文本传输协议的英文缩写，是基于TCP/IP通讯协议之上用来传输HTML和图片文件的应用协议，它是一个应用层面向对象的协议，优点是简捷、快速，适用于分布式超媒体信息系统。 HTTP协议主要工作于B-S架构之上，这个时候浏览器作为HTTP的客户端通过URL向HTTP的服务器（web服务器）发送所有请求，web服务器根据接收到的请求后，向客户端发送响应信息。客户端向服务器请求发送时，需...[详细]

器件捷径: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多