8-BIT SINGLE CHIP MICROCONTROLLER
Preliminary
LC86F3364A
LC86F3364A
8-bit Single Chip Microcontroller with on-chip 96K-byte Flash Memory (ROM 64K -byte + CGROM 16K-byte +
Extended ROM 16k-byte),on-chip 640-byte RAM and 352 × 9 bit Display RAM
Overview
The LC86F3364A is a CMOS 8-bit single chip microcontroller with Flash Memory for the LC863300series. This
microcontroller contains the following on-chip functional blocks:
- CPU : Operable at a minimum bus cycle time of 0.424µs
- On-chip ROM capacity : 96K bytes Flash Memory
Program ROM
: 64K bytes
CGROM
: 16K bytes
Extended ROM
: 16K bytes
- On-chip RAM capacity : 640 bytes
- Display RAM : 352
×
9 bits
- O
n-screen display controller
- Five channels
×
8-bit AD Converter
- Three channels
×
7-bit PWM
- Two 16-bit timer/counters, 14-bit base timer
- 8-bit synchronous serial interface circuit
- IIC-bus compliant serial interface circuit (Multi-master type)
- ROM correct function
- 15-source 9-vectored interrupt system
- Integrated system clock generator and display clock generator
Only one X’tal oscillator (32.768kHz) for PLL reference is used for both generators
All of the above functions are fabricated on a single chip.
The program is rewritable by using the on-board writing system after the LSI has been installed on
the application board.
♦
No products described or contained herein are intended for use in surgical implants, life-support systems,
aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the
like, the failure of which may directly or indirectly cause injury, death or property loss.
♦
Anyone purchasing any products described or contained herein for an above-mentioned use shall :
1) Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates,
subsidiaries and distributors and all their officers and employees, jointly and severally, against any
and all claims and litigation and all damages, cost and expenses associated with such use :
2) Not impose any responsibility for any fault or negligence which may be cited in any such claim or
litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of
their officers and employees jointly or severally.
♦
Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not
guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no
guarantees are made or implied regarding its use or any infringements of intellectual property rights or other
rights of third parties.
Note : This product includes the IIC bus interface circuit. If you intend to use the IIC bus interface, please
notify us of this in advance of our receiving your program ROM code order.
Purchase of SANYO IIC components conveys a license under the Philips IIC Patents Rights to use these
components in an IIC system, provided that the system conforms to the IIC Standard Specification as
defined by Philips.
Trademarks
IIC is a trademark of Philips Corporation.
This production is produced and sold by SANYO under license of the Silicon Storage Technology Inc.
This catalog provides information as of December 2000. Specifications and information herein are subject to
change without notice.
SANYO Electric Co., Ltd. Semiconductor Company
SYSTEM-LSI Div. System-Microcomputer Development Dep.
1-1-1, Sakata Oizumi-Machi, Gunma, JAPAN
Ver.1.00
2000-12-27
SYSTEM-LSI
M.Sato
1/23
LC86F3364A
Features
(1) Built-in Flash Memory :
96K bytes
- Program ROM
- Character ROM
- Extended ROM
- Rewritable in page units
- Page erase / program cycle
64K bytes
16K bytes
16K bytes
128 bytes / page
100 cycle per page
(2) Built-in Random Access Memory (RAM) : 640
×
8 bits (including 128 bytes for ROM correction function)
352
×
9 bits (for CRT display)
The LC86F3364A consists of 64K of ROM space and 640 bytes of RAM space. For this microcontroller,
the usable program ROM capacity and RAM capacity are the same size for the mask ROM version.
Mask ROM versions
compatible with the
LC86F3364A
LC863364
LC863356
LC863348
LC863340
LC863332
LC863328
LC863324
LC863320
LC863316
Program ROM limit set
for the LC86F3364A
RAM limit set for the
LC86F3364A (including
128 bytes for the ROM
correction function)
640 bytes
640 bytes
640 bytes
640 bytes
512 bytes
512 bytes
512 bytes
512 bytes
512 bytes
65024 bytes
57344 bytes
49152 bytes
40960 bytes
32768 bytes
28672 bytes
24576 bytes
20480 bytes
16384 bytes
(3) OSD functions
- Screen display
: 36 characters
×
16 lines (by software)
- RAM
: 352 words (9 bits per word)
Display area
: 36 words
×
8 lines
Control area
: 8 words
×
8 lines
- Characters
Up to 252 kinds of 16
×
32 dot characters
(4 characters including 1 test character are not programmable)
Each font can be divided into two parts and used as two fonts (Ex. 16 × 16 dot character font × 2)
- Various character attributes
Character colors
: 16 colors
Character background colors
: 16 colors
Fringe / shadow colors
: 16 colors
Full screen colors
: 16 colors
Rounding
Underline
Italic character (slanting)
- Attribute can be changed without spacing
- Vertical display start line number can be set for each row independently (Rows can be overlapped)
- Horizontal display start position can be set for each row independently
- Horizontal pitch (9 - 16 dot)
*1
and vertical pitch (1 - 32 dot) can be set for each row independently
- Different display modes can be set for each row independently
Caption • Text mode / OSD mode 1 / OSD mode 2 (Quarter size) / Simplified graphic mode
- Ten character sizes
*1
Horiz.
×
Vert. = (1
×
1), (1
×
2), (2
×
2), (2
×
4)
(1.5
×
1), (1.5
×
2), (3
×
2), (3
×
4),
(0.5
×
0.5), (0.75
×
0.5)
2/23
Ver.1.00
LC86F3364A
- Shuttering and scrolling on each row
- Simplified Graphic Display
*1 Note : range depends on display mode : refer to manual for details.
(4) Bus Cycle Time / Instruction-Cycle Time
Bus cycle time
0.424µs
7.5µs
183.1µs
Instruction cycle time
0.848µs
15.0µs
366.2µs
System clock oscillation
Internal VCO
(Ref : X’tal 32.768kHz)
Internal RC
Crystal
Oscillation Frequency
14.156MHz
800kHz
32.768kHz
Voltage
4.5V to 5.5V
4.5V to 5.5V
4.5V to 5.5V
(5) Ports
- Input / Output Ports
: 5 ports (28 terminals)
Data direction programmable in nibble units
: 1 port (8 terminals)
(If the N-ch open drain output is selected by option, the corresponding port data can be read in output
mode.)
Data direction programmable for each bit individually: 4 ports (20 terminals)
- Input Port
: 1 port (1 terminal)
(6) AD converter
- 5-channels
×
8-bit AD converters
(7) Serial interfaces
- IIC-bus compatible serial interface (Multi-master type)
Consists of a single built-in circuit with two I/O channels the two data lines and two clock lines can be short
circuited internally.
- Synchronous 8-bit serial interface
(8) PWM output
- 3-channels
×
7-bit PWM
(9) Timer
- Timer 0 : 16-bit timer/counter
With 2-bit prescaler + 8-bit built-in programmable prescaler
Mode 0 : Two 8-bit timers with a programmable prescaler
Mode 1 : 8-bit timer with a programmable prescaler + 8-bit counter
Mode 2 : 16-bit timer with a programmable prescaler
Mode 3 : 16-bit counter
The resolution of timer is 1 tCYC.
- Timer 1 : 16-bit timer/PWM
Mode 0 : Two 8-bit timers
Mode 1 : 8-bit timer + 8-bit PWM
Mode 2 : 16-bit timer
Mode 3 : Variable bit PWM (9 to 16 bits)
In mode 0/1, the resolution of Timer1/PWM is 1 tCYC
In mode 2/3, the resolution is selectable by program; tCYC or 1/2 tCYC
- Base timer
Generate every 500ms overflow for a clock application (using 32.768kHz crystal oscillation for the
base timer clock)
Generate every 976µs, 3.9ms, 15.6ms, 62.5ms overflow (using 32.768kHz crystal oscillation for the
base timer clock)
Clock for the base timer is selectable from 32.768kHz crystal oscillation, system clock or
programmable prescaler output of Timer 0
Ver.1.00
3/23
LC86F3364A
(10) Remote control receiver circuit (connected to the P73/INT3/T0IN terminal)
- Noise rejection function
- Polarity switching
(11) Watchdog timer
External RC circuit is required
Interrupt or system reset is activated when the timer overflows
(12) ROM correction function
Max 128 bytes/2 address
(13) Interrupts
- 15-sources 9-vectored interrupts
1. External Interrupt INT0
2. External Interrupt INT1
3. External Interrupt INT2, Timer/counter T0L (Lower 8 bits)
4. External Interrupt INT3, base timer
5. Timer/counter T0H (Upper 8 bits)
6. Timer T1H,T1L
7. SIO0
8. Vertical synchronous signal interrupt ( VS ), scanning line, AD
9. IIC, Port 0
- Interrupt priority control
Three interrupt priorities are supported (low, high and highest) and multi-level nesting is possible.
Low or high priority can be assigned to the interrupts from 3 to 9 listed above. For the external
interrupt INT0 and INT1, high or highest priority can be set.
(14) Sub-routine stack level
- A maximum of 128 levels (stack area is assigned on the internal RAM)
(15) Multiplication/division instruction
- 16 bits
×
8 bits (7 instruction cycle times)
- 16 bits / 8 bits (7 instruction cycle times)
(16) 3 oscillation circuits
- Built-in RC oscillation circuit used for the system clock
- Built-in VCO circuit used for the system clock and OSD clock
- On-chip X’tal oscillation circuit used for PLL reference and the system clock and base timer clock
(17) Standby function
- HALT mode
The HALT mode is used to reduce the power dissipation. In this operation mode, the program
execution is stopped. This mode can be released by the interrupt request signals or the system reset.
- HOLD mode
The HOLD mode is used to stop oscillations ; the RC (internal),VCO, and the X’tal oscillations.
This mode can be released by the following conditions.
• Pull the reset terminal ( RES ) to low level.
• Feed the selected level to either P70/INT0 or P71/INT1.
• Feed the Port 0 interrupt condition
(18) Applicable mask ROM version
- LC863364/ LC863356/ LC863348 / LC863340/ LC863332 / LC863328 / LC863324 / LC863320
/ LC863316
4/23
Ver.1.00
LC86F3364A
(19) Package
- DIP42S
- QIP48E
(20) Development tools
- Evaluation chip:
- Emulator:
LC863096
EVA86000(main) + ECB863200(evaluation chip board)
+ POD863300(pod:DIP42S) or POD863301(QIP48E)
Write Flash Memory
SANYO provides special services including writing data to Flash Memory and stamping.
for these services.
Please feel free to ask our sales persons for details.
There is a charge
Ver.1.00
5/23
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
