DISCRETE SEMICONDUCTORS
DATA SHEET
book, halfpage
M3D088
PDTC144ET
NPN resistor-equipped transistor
Product specification
Supersedes data of 1998 May 19
1999 Apr 16
Philips Semiconductors
Product specification
NPN resistor-equipped transistor
FEATURES
•
Built-in bias resistors R1 and R2
(typ. 47 kΩ each)
•
Simplification of circuit design
•
Reduces number of components
and board space.
APPLICATIONS
•
Especially suitable for space
reduction in interface and driver
circuits
•
Inverter circuit configurations
without use of external resistors.
DESCRIPTION
NPN resistor-equipped transistor in a
SOT23 plastic package.
PNP complement: PDTA144ET.
1
3
2
MGA893 - 1
PDTC144ET
handbook, 4 columns
3
3
R1
1
R2
2
1
2
MAM097
Top view
Fig.1 Simplified outline (SOT23) and symbol.
MARKING
TYPE
NUMBER
PDTC144ET
MARKING
CODE
(1)
∗08
PINNING
PIN
1
2
3
DESCRIPTION
base/input
emitter/ground
collector/output
Fig.2
Note
1.
∗
= p : Made in Hong Kong.
∗
= t : Made in Malaysia.
Equivalent inverter
symbol.
1999 Apr 16
2
Philips Semiconductors
Product specification
NPN resistor-equipped transistor
LIMITING VALUES
In accordance with the Absolute Maximum Rating System (IEC 134).
SYMBOL
V
CBO
V
CEO
V
EBO
V
I
PARAMETER
collector-base voltage
collector-emitter voltage
emitter-base voltage
input voltage
positive
negative
I
O
I
CM
P
tot
T
stg
T
j
T
amb
Note
1. Transistor mounted on an FR4 printed-circuit board.
THERMAL CHARACTERISTICS
SYMBOL
R
th j-a
Note
1. Transistor mounted on an FR4 printed-circuit board.
CHARACTERISTICS
T
amb
= 25
°C
unless otherwise specified.
SYMBOL
I
CBO
I
CEO
I
EBO
h
FE
V
CEsat
V
i(off)
V
i(on)
R1
R2
-------
-
R1
C
c
PARAMETER
collector cut-off current
collector cut-off current
emitter cut-off current
DC current gain
collector-emitter saturation
voltage
input-off voltage
input-on voltage
input resistor
resistor ratio
collector capacitance
I
E
= i
e
= 0; V
CB
= 10 V; f = 1 MHz
CONDITIONS
I
E
= 0; V
CB
= 50 V
I
B
= 0; V
CE
= 30 V
I
B
= 0; V
CE
= 30 V; T
j
= 150
°C
I
C
= 0; V
EB
= 5 V
I
C
= 5 mA; V
CE
= 5 V
I
C
= 10 mA; I
B
= 0.5 mA
I
C
= 100
µA;
V
CE
= 5 V
I
C
= 2 mA; V
CE
= 0.3 V
MIN.
−
−
−
−
80
−
−
3
33
0.8
−
PARAMETER
thermal resistance from junction to ambient
CONDITIONS
note 1
output current (DC)
peak collector current
total power dissipation
storage temperature
junction temperature
operating ambient temperature
T
amb
≤
25
°C;
note 1
−
−
−
−
−
−65
−
−65
CONDITIONS
open emitter
open base
open collector
−
−
−
MIN.
PDTC144ET
MAX.
50
50
10
+40
−10
100
100
250
+150
150
+150
V
V
V
V
V
UNIT
mA
mA
mW
°C
°C
°C
VALUE
500
UNIT
K/W
TYP.
−
−
−
−
−
−
1.2
1.6
47
1
−
MAX.
100
1
50
90
−
150
0.8
−
61
1.2
2.5
UNIT
nA
µA
µA
µA
mV
V
V
kΩ
pF
1999 Apr 16
3
Philips Semiconductors
Product specification
NPN resistor-equipped transistor
PDTC144ET
handbook, halfpage
10
3
MGM928
handbook, halfpage
(2)
(1)
10
−1
MGM927
hFE
VCEsat
(3)
(1)
(2)
(3)
(V)
10
2
10
1
10
−1
1
10
IC (mA)
10
2
10
−2
10
−1
1
10
IC (mA)
10
2
V
CE
= 5 V.
(1) T
amb
= 150
°C.
(2) T
amb
= 25
°C.
(3) T
amb
=
−40 °C.
I
C
/I
B
= 20.
(1) T
amb
= 100
°C.
(2) T
amb
= 25
°C.
(3) T
amb
=
−40 °C.
Fig.3
DC current gain as a function of collector
current; typical values.
Fig.4
Collector-emitter saturation voltage as a
function of collector current; typical values.
handbook, halfpage
10
MGM930
10
2
handbook, halfpage
Vi(on)
MGM929
Vi(off)
(V)
(V)
10
(1)
(2)
(3)
1
(1) (2) (3)
1
10
−1
10
−2
10
−1
1
IC (mA)
10
10
−1
10
−1
1
10
IC (mA)
10
2
V
CE
= 5 V.
(1) T
amb
=
−40 °C.
(2) T
amb
= 25
°C.
(3) T
amb
= 100
°C.
V
CE
= 0.3 V.
(1) T
amb
=
−40 °C.
(2) T
amb
= 25
°C.
(3) T
amb
= 100
°C.
Fig.5
Input-off voltage as a function of collector
current; typical values.
Fig.6
Input-on voltage as a function of collector
current; typical values.
1999 Apr 16
4
Philips Semiconductors
Product specification
NPN resistor-equipped transistor
PACKAGE OUTLINE
Plastic surface mounted package; 3 leads
PDTC144ET
SOT23
D
B
E
A
X
HE
v
M
A
3
Q
A
A1
1
e1
e
bp
2
w
M
B
detail X
Lp
c
0
1
scale
2 mm
DIMENSIONS (mm are the original dimensions)
UNIT
mm
A
1.1
0.9
A
1
max.
0.1
b
p
0.48
0.38
c
0.15
0.09
D
3.0
2.8
E
1.4
1.2
e
1.9
e
1
0.95
H
E
2.5
2.1
L
p
0.45
0.15
Q
0.55
0.45
v
0.2
w
0.1
OUTLINE
VERSION
SOT23
REFERENCES
IEC
JEDEC
EIAJ
EUROPEAN
PROJECTION
ISSUE DATE
97-02-28
1999 Apr 16
5
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
