TDA7449
Digital tone control audio processor
Datasheet
-
production data
Description
The TDA7449 is a volume tone (bass and treble)
balance (left/right) processor for quality audio
applications in TV systems. Selectable input gain
is provided. A serial bus controls all functions.
The AC signal setting is obtained by resistor
networks and switches combined with operational
amplifiers.
Bipolar/CMOS technology used allows obtaining
low distortion, low noise and DC stepping.
SO20
Features
Input multiplexer
– Two stereo inputs
– Selectable input gain for optimal adaptation
to different sources
One stereo output
Treble and bass control in 2.0 db steps
Volume control in 1.0 db steps
Two speaker attenuators:
– Two independent speaker controls in
1.0 db steps to facilitate balance
– Independent mute function
All functions are programmable via serial bus
b
O
et
ol
s
ro
P
e
L-IN1
8
100K
L-IN2
9
100K
uc
d
s)
t(
10
O
-
bs
Order code
et
ol
Table 1. Device summary
Package
SO20
Packing
Tape and reel
P
e
od
r
c
u
s)
t(
TDA7449D13TR
Figure 1. Block diagram
MUXOUTL
TREBLE(L)
16
BIN(L) BOUT(L)
15
R
B
14
G
VOLUME
TREBLE
BASS
SPKR ATT
LEFT
5
LOUT
R-IN1
7
100K
0/30dB
2dB STEP
19
I
2
CBUS DECODER + LATCHES
20
18
SCL
SDA
DIG_GND
R-IN2
6
100K
G
VOLUME
TREBLE
BASS
SPKR ATT
RIGHT
V
REF
4
ROUT
2
INPUT MULTIPLEXER
+ GAIN
11
MUXOUTR
17
TREBLE(R)
12
SUPPLY
R
B
13
1
CREF
3
V
S
AGND
BIN(R) BOUT(R)
D98AU847A
September 2014
This is information on a product in full production.
DocID006317 Rev 5
1/21
www.st.com
Contents
TDA7449
Contents
1
2
3
Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Electrical characteristics and test circuit . . . . . . . . . . . . . . . . . . . . . . . . 4
Application recommendations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
3.1
3.2
3.3
Bass, stages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Treble stage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
CREF . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
4
I
2
C bus interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
4.1
4.2
4.3
4.4
4.5
Data validity . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Start and stop conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Byte format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Acknowledge . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Transmission without acknowledge . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
5
Software specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
5.1
Interface protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
6
Examples . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
O
7
8
9
s
b
et
ol
6.1
6.2
ro
P
e
uc
d
)-
(s
t
bs
O
et
ol
P
e
od
r
c
u
s)
t(
No incremental bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Incremental bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Data bytes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
2/21
DocID006317 Rev 5
TDA7449
Overview
1
Overview
Table 2. Absolute maximum ratings
Symbol
V
S
T
amb
T
stg
Parameter
Operating supply voltage
Operating ambient temperature
Storage temperature range
Value
10.5
0 to 70
-55 to 150
Unit
V
C
C
Figure 2. Pin connections
CREF
V
S
PGND
ROUT
LOUT
R_IN2
R_IN1
L_IN1
L_IN2
MUXOUT(L)
1
2
3
4
5
6
7
20
19
18
17
16
15
14
13
12
SDA
SCL
DIG_GND
TREBLE(R)
TREBLE(L)
BIN(L)
Symbol
R
th j-pin
O
s
b
et
ol
Symbol
V
S
V
CL
THD
S/N
S
C
r
P
e
Thermal resistance junction pins
od
uc
)-
(s
t
bs
O
8
9
10
et
ol
11
BOUT(L)
P
e
od
r
c
u
s)
t(
BOUT(R)
BIN(R)
MUXOUT(R)
D98AU848
Table 3. Thermal data
Value
85
Unit
°C/W
Parameter
Table 4. Quick reference data
Parameter
Min.
6
2
0.01
106
90
0
-47
-14
-14
-79
100
30
0
14
14
0
0.1
Typ.
9
Max.
10.2
Unit
V
V
RMS
%
dB
dB
dB
dB
dB
dB
dB
dB
Supply voltage
Max input signal handling
Total harmonic distortion V = 0.1 Vrms f = 1 kHz
Signal-to-noise ratio V
out
= 1 Vrms (mode = OFF)
Channel separation f = 1 KHz
Input gain (2 dB step)
Volume control (1 dB step)
Treble control (2 dB step)
Bass control (2 dB step)
Balance control 1 dB step
Mute attenuation
DocID006317 Rev 5
3/21
21
Electrical characteristics and test circuit
TDA7449
2
Electrical characteristics and test circuit
Table 5. Electrical characteristics
(refer to the test circuit T
amb
= 25 °C, V
S
= 9 V,
R
L
= 10 k, R
G
= 600
,
all controls flat (G = 0 dB), unless otherwise specified)
Symbol
Parameter
Test Condition
Min.
Typ.
Max.
Unit
Supply
V
S
I
S
SVR
Input stage
R
IN
V
CL
S
IN
G
inmin
G
inman
G
step
Volume control
C
RANGE
A
VMAX
A
STEP
E
A
Control range
Max. attenuation
Input resistance
Clipping level
Input separation
Minimum input gain
Maximum input gain
Step resolution
THD = 0.3%
The selected input is
grounded through a 2.2
μ
capacitor
2
Supply voltage
Supply current
Ripple rejection
60
6
9
7
90
10.2
V
mA
b
O
et
ol
s
E
T
V
DC
A
mute
Gb
B
STEP
R
B
r
P
e
DC step
Step resolution
Attenuation set error
od
uc
s)
t(
O
-
bs
et
ol
P
e
80
-1
45
45
0.5
od
r
2.5
100
0
30
2
100
c
u
1
s)
t(
dB
k
Vrms
dB
dB
dB
dB
47
47
1
0
0
0
0
0
0.5
49
49
1.5
1.0
1.5
1
2
3
dB
dB
dB
dB
dB
dB
dB
mV
mV
dB
A
V
= 0 to -24 dB
A
V
= -24 to -47 dB
A
V
= 0 to -24 dB
A
V
= -24 to -47 dB
adjacent attenuation steps
from 0 dB to A
V
max
-1.0
-1.5
Tracking error
Mute attenuation
80
100
Bass control (1)
Control range
Step resolution
Internal feedback resistance
Max. boost/cut
+12.0
1
18.75
+14.0
2
25
+16.0
3
31.25
dB
dB
K
Treble control (1)
Gt
T
STEP
Control range
Step resolution
Max. boost/cut
+13.0
1
+14.0
2
+15.0
3
dB
dB
4/21
DocID006317 Rev 5
TDA7449
Electrical characteristics and test circuit
Table 5. Electrical characteristics
(refer to the test circuit T
amb
= 25 °C, V
S
= 9 V,
R
L
= 10 k, R
G
= 600
,
all controls flat (G = 0 dB), unless otherwise specified) (continued)
Symbol
Speaker attenuators
C
RANGE
S
STEP
E
A
V
DC
A
mute
Audio outputs
V
CLIP
R
L
R
O
V
DC
General
E
NO
E
t
S/N
S
C
d
Bus input
V
IL
I
IN
Output noise
Total tracking error
Signal-to-Noise ratio
Clipping level
Output load resistance
Output impedance
DC voltage level
d = 0.3%
Control range
Step resolution
Attenuation set error
DC Step
Mute attenuation
A
V
= 0 to -20 dB
A
V
= -20 to -56 dB
adjacent attenuation steps
80
0.5
-1.5
-2
76
1
0
0
0
100
1.5
1.5
2
3
dB
dB
dB
dB
Parameter
Test condition
Min.
Typ.
Max.
Unit
All gains = 0dB;
BW = 20Hz to 20KHz flat
O
s
b
V
IH
et
ol
V
O
r
P
e
Distortion
Channel separation left/right
A
V
= 0; V
I
= 1V
RMS
;
od
uc
s)
t(
A
V
= 0 to -24dB
A
V
= -24 to -47dB
80
O
-
so
b
te
le
r
P
2
10
2.1
od
2.6
40
3.8
5
0
0
106
100
0.01
c
u
s)
t(
V
mV
dB
V
RMS
k
W
70
15
1
2
μV
dB
dB
dB
dB
All gains 0dB; V
O
= 1V
RMS
;
0.08
%
Input low voltage
Input high voltage
Input current
Output voltage SDA
acknowledge
V
IN
= 0.4 V
I
O
= 1.6 mA
3
-5
0.4
1
V
V
5
0.8
μA
V
Note:
1. The device is functionally good at Vs = 5 V. A step down on Vs to 4 V doesn’t reset the
device.
2. Bass and treble response: the center frequency and the response quality can be chosen
by the external circuitry.
DocID006317 Rev 5
5/21
21
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
