TDA7348
Digitally controlled audio processor
Features
●
Input multiplexer
–
–
Three stereo and one mono inputs
Selectable input gain for optimal
adaptation to different sources
●
●
●
●
●
●
Volume control in 0.3db steps including gain
up to 20dB
Zero crossing mute and direct mute
Pause detector with programmable threshold
Soft mute controlled by software or hardware
PIN
Bass and treble control
Four speaker attenuators
–
Four independent speakers control in
1.25dB steps for balance and fader
facilities
Independent mute function
–
●
All functions programmable via serial I
2
C bus
Description
The TDA7348 is an upgrade of the TDA7318
audioprocessor.
bs
O
Thanks to the used BIPOLAR/CMOS technology,
very low distortion, low noise and DC-stepping
are obtained. Due to a highly linear signal
processing, using CMOS-switching techniques
et
l
o
ro
P
e
uc
d
s)
t(
O
-
so
b
te
le
ro
P
SO-28
uc
d
s)
t(
instead of standard bipolar multipliers, very low
distortion and very low noise are obtained Several
new features like softmute, zero-crossing mute
and pause detector are implemented.
The Soft Mute function can be activated in two
ways, either via the serial bus (bit D0, Mute Byte),
or directly on pin 22 through an I/O line of the
microcontroller
Very low DC stepping is obtained by use of a
BICMOS technology.
Order codes
Part number
TDA7348D
TDA7348D013TR
E-TDA7348D
(1)
E-TDA7348D013TR
(1)
Package
SO-28
SO-28
SO-28
SO-28
Packing
Tube
Tape and reel
Tube
Tape and reel
1. This device is Pb-free Ecopack , see
Chapter 5
Package information.
January 2007
Rev 3
1/20
www.st.com
1
Contents
TDA7348
Contents
1
2
3
Block diagram and PIN connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
I
2
C BUS interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
3.1
3.2
3.3
3.4
3.5
Data validity . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Start and stop conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Byte format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Acknowledge . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Transmission without acknowledgement . . . . . . . . . . . . . . . . . . . . . . . . . 10
4
Software specification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
4.1
4.2
4.3
4.4
Interface protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Auto increment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Transmitted data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Data byte specification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
5
6
Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
bs
O
et
l
o
ro
P
e
uc
d
s)
t(
O
-
so
b
te
le
ro
P
uc
d
s)
t(
2/20
TDA7348
List of tables
List of tables
Table 1.
Table 2.
Table 3.
Table 4.
Table 5.
Table 6.
Table 7.
Table 8.
Table 9.
Table 10.
Table 11.
Table 12.
Table 13.
Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Thermal data. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Quick reference data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Subaddress (receive mode) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Send mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Input Selector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Loudness . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Mute . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Speaker attenuators . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Bass/Treble. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Volume . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
bs
O
et
l
o
ro
P
e
uc
d
s)
t(
O
-
so
b
te
le
ro
P
uc
d
s)
t(
3/20
List of figures
TDA7348
List of figures
Figure 1.
Figure 2.
Figure 3.
Figure 4.
Figure 5.
Figure 6.
Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
PIN connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Data validity on the I
2
C BUS. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Timing diagram of I
2
C BUS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Acknowledge on the I
2
C BUS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
SO-28 mechanical, data and package dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
bs
O
et
l
o
ro
P
e
uc
d
s)
t(
O
-
so
b
te
le
ro
P
uc
d
s)
t(
4/20
TDA7348
Block diagram and PIN connections
1
Figure 1.
Block diagram and PIN connections
Block diagram
C10 2.2μF
R2
4.7K
C14
100nF
SM BOUT(L)
22
19
C15
100nF
4
C16
2.7nF
TREBLE(L)
SPKR
ATT
26
MUTE
ZERO
CROSS +
MUTE
VOL
1, 2
BASS
TREBLE
OUT
LEFT FRONT
OUT(L)
17
IN(L)
16
BIN(L)
18
3x
1μF
C1
LEFT
INPUTS
C2
C3
RB
L1
L2
L3
14
13
12
L1
L2
L3
L4
SPKR
ATT
24
MUTE
C4
11
INPUT
SELECTOR
+ GAIN
SOFT
MUTE
SERIAL BUS DECODER + LATCHES
3x
1μF
C7
RIGHT
INPUTS
C6
C5
R4
R3
R2
R1
8
9
10
R3
R2
R1
ZERO
CROSS +
MUTE
VOL
1, 2
BASS
V
S
2
SUPPLY
3
1
CREF
C8
10μF
7
OUT(R)
6
IN(R)
AGND
C9 2.2μF
Figure 2.
PIN connections
O
bs
et
l
o
ro
P
e
uc
d
CREF
V
S
GND
L
R
IN(R)
OUT(R)
IN R3
IN R2
IN R1
AM MONO
IN L3
IN L2
IN L1
)-
(s
t
1
2
3
4
5
6
7
8
9
10
11
12
13
14
CSM
47nF
b
O
15
CSM
so
21
te
le
TREBLE
20
5
BIN(R)
C12
100nF
R1
4.7K
r
P
TREBLE(R)
C13
2.7nF
d
o
SPKR
ATT
MUTE
uc
28
27
25
23
s)
t(
OUT
LEFT REAR
SCL
SDA
BUS
SPKR
ATT
OUT
RIGHT FRONT
MUTE
RB
OUT
RIGHT REAR
BOUT(R)
D93AU100B
C11
100nF
28
27
26
25
24
23
22
21
20
19
18
17
16
15
D94AU099
SCL
SDA
OUT LF
OUT RF
OUT LR
OUT RR
SM
BOUT(R)
BIN(R)
BOUT(L)
BIN(L)
OUT(L)
IN(L)
CSM
BUS
INPUTS
TREBLE
BASS
5/20
国产芯片交流
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
