电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

74ACT32_01

产品描述5th-Order, Zero-Error, Butterworth, Switched-Capacitor Lowpass Filter
文件大小186KB,共8页
制造商ST(意法半导体)
官网地址http://www.st.com/
下载文档 全文预览

74ACT32_01概述

5th-Order, Zero-Error, Butterworth, Switched-Capacitor Lowpass Filter

文档预览

下载PDF文档
74ACT32
QUAD 2-INPUT OR GATE
s
s
s
s
s
s
s
s
s
HIGH SPEED: t
PD
= 4.5ns (TYP.) at V
CC
= 5V
LOW POWER DISSIPATION:
I
CC
= 2µA(MAX.) at T
A
=25°C
COMPATIBLE WITH TTL OUTPUTS
V
IH
= 2V (MIN.), V
IL
= 0.8V (MAX.)
50Ω TRANSMISSION LINE DRIVING
CAPABILITY
SYMMETRICAL OUTPUT IMPEDANCE:
|I
OH
| = I
OL
= 24mA (MIN)
BALANCED PROPAGATION DELAYS:
t
PLH
t
PHL
OPERATING VOLTAGE RANGE:
V
CC
(OPR) = 4.5V to 5.5V
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 32
IMPROVED LATCH-UP IMMUNITY
DIP
SOP
TSSOP
ORDER CODES
PACKAGE
DIP
SOP
TSSOP
TUBE
74ACT32B
74ACT32M
DESCRIPTION
The 74ACT32 is an advanced high-speed CMOS
QUAD 2-INPUT OR GATE fabricated with sub-mi-
cron silicon gate and double-layer metal wiring
C
2
MOS tecnology.
The internal circuit is composed of 2 stages
including buffer output, which enables high noise
immunity and stable output.
PIN CONNECTION AND IEC LOGIC SYMBOLS
O
so
b
te
le
r
P
uc
od
s)
t(
bs
-O
The device is designed to interface directly High
Speed CMOS systems with TTL, NMOS and
CMOS output voltage levels.
All inputs and outputs are equipped with protec-
tion circuits against static discharge, giving them
2KV ESD immunity and transient excess voltage.
et
l
o
P
e
od
r
s)
t(
uc
T&R
74ACT32MTR
74ACT32TTR
April 2001
1/8

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1274  1077  2329  1633  1643  50  10  34  1  45 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved