电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

TSXPC740AVG10LE

产品描述RISC Microprocessor, 32-Bit, 233MHz, CMOS, CBGA255, 21 X 21 MM, 3 MM HEIGHT, 1.27 MM PITCH, CERAMIC, BGA-255
产品类别嵌入式处理器和控制器    微控制器和处理器   
文件大小169KB,共2页
制造商Atmel (Microchip)
下载文档 详细参数 全文预览

TSXPC740AVG10LE概述

RISC Microprocessor, 32-Bit, 233MHz, CMOS, CBGA255, 21 X 21 MM, 3 MM HEIGHT, 1.27 MM PITCH, CERAMIC, BGA-255

TSXPC740AVG10LE规格参数

参数名称属性值
零件包装代码BGA
包装说明BGA,
针数255
Reach Compliance Codeunknown
ECCN代码3A001.A.3
地址总线宽度32
位大小32
边界扫描YES
最大时钟频率83.3 MHz
外部数据总线宽度64
格式FLOATING POINT
集成缓存YES
JESD-30 代码S-CBGA-B255
长度21 mm
低功率模式YES
端子数量255
封装主体材料CERAMIC, METAL-SEALED COFIRED
封装代码BGA
封装形状SQUARE
封装形式GRID ARRAY
认证状态Not Qualified
座面最大高度3 mm
速度233 MHz
最大供电电压2.7 V
最小供电电压2.5 V
标称供电电压2.6 V
表面贴装YES
技术CMOS
端子形式BALL
端子节距1.27 mm
端子位置BOTTOM
宽度21 mm
uPs/uCs/外围集成电路类型MICROPROCESSOR, RISC
Base Number Matches1

文档预览

下载PDF文档
PC740A/PC750AFS - Rev.1 – 01/11
PC740A and 750APowerPC™ Microprocessors
Fact Sheet
The PowerPC 750 and PowerPC740 microprocessors are low-power 32-bit implementations of the PowerPC Reduced
Instruction Set Computer (RISC) architecture. The PowerPC 750 and the PowerPC 740 micro-processors differ only in that
the PowerPC 750 features a dedicated L2 cache interface with on-chip L2 tags.
Both are software -compatible and bus-compatible with the PowerPC603e
TM
micro -processor families, and the PowerPC
740 is pin-compatible as well. PowerPC 750/740 micro-processors are fully JTAG
-compliant.
PC740/750 Main Features
n
Six independent execution units
:
- Two integer units
- Floating-point unit
- Branch processing unit
- Load/store unit
- System register unit
n
Cache and MMU Support
- 32-Kbytes, physically-addressed instruction and data cache
- 8-way set -associative
- Dedicated L2 cache interface with on-chip L2 tags (PC750, only)
- Separate Instruction and Data MMUs
- Virtual memory support up to 4 Petabytes (2
52
)
- Real memory support up to 4 Gigabytes (2
52
)
- 128-entry instruction and data TLBs
Completion
Unit
Dispatch
Unit
Branch
Unit
Integer
Unit
Gen Gen
Reg Re-
File name
Load/
Store
Unit
FPU
Reg
File
Floating
Point
Unit
D MMU
Data Cache
I MMU
Inst. Cache
Bus Interface Unit
L2
tags
32bit
Address
System Bus
64bit
Data
L2 Cache
Port (750 only)
L2 Data Bus

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2110  2752  2235  2693  1751  25  31  23  14  20 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved