电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

GS8182Q36BD-300M

产品描述QDR SRAM, 512KX36, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, FPBGA-165
产品类别存储    存储   
文件大小441KB,共35页
制造商GSI Technology
官网地址http://www.gsitechnology.com/
下载文档 详细参数 选型对比 全文预览

GS8182Q36BD-300M在线购买

供应商 器件名称 价格 最低购买 库存  
GS8182Q36BD-300M - - 点击查看 点击购买

GS8182Q36BD-300M概述

QDR SRAM, 512KX36, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, FPBGA-165

GS8182Q36BD-300M规格参数

参数名称属性值
零件包装代码BGA
包装说明LBGA,
针数165
Reach Compliance Codecompliant
ECCN代码3A991.B.2.B
最长访问时间0.45 ns
其他特性PIPELINED ARCHITECTURE
JESD-30 代码R-PBGA-B165
长度15 mm
内存密度18874368 bit
内存集成电路类型QDR SRAM
内存宽度36
功能数量1
端子数量165
字数524288 words
字数代码512000
工作模式SYNCHRONOUS
最高工作温度125 °C
最低工作温度-55 °C
组织512KX36
封装主体材料PLASTIC/EPOXY
封装代码LBGA
封装形状RECTANGULAR
封装形式GRID ARRAY, LOW PROFILE
并行/串行PARALLEL
认证状态Not Qualified
座面最大高度1.4 mm
最大供电电压 (Vsup)1.9 V
最小供电电压 (Vsup)1.7 V
标称供电电压 (Vsup)1.8 V
表面贴装YES
技术CMOS
温度等级MILITARY
端子形式BALL
端子节距1 mm
端子位置BOTTOM
宽度13 mm
Base Number Matches1

文档预览

下载PDF文档
GS8182Q08/09/18/36BD-300M
165-Bump BGA
Military Temp
Features
• Military Temperature Range
• Simultaneous Read and Write SigmaQuad™ Interface
• JEDEC-standard pinout and package
• Dual Double Data Rate interface
• Byte Write controls sampled at data-in time
• Burst of 2 Read and Write
• 1.8 V +100/–100 mV core power supply
• 1.5 V or 1.8 V HSTL Interface
• Pipelined read operation
• Fully coherent read and write pipelines
• ZQ pin for programmable output drive strength
• IEEE 1149.1 JTAG-compliant Boundary Scan
• Pin-compatible with 36Mb, 72Mb, and 144Mb devices
• 165-bump, 13 mm x 15 mm, 1 mm bump pitch BGA package
18Mb SigmaQuad-II
TM
Burst of 2 SRAM
Clocking and Addressing Schemes
300 MHz
1.8 V V
DD
1.8 V and 1.5 V I/O
The GS8182Q08/09/18/36BD-300M SigmaQuad-II SRAMs
are synchronous devices. They employ two input register
clock inputs, K and K. K and K are independent single-ended
clock inputs, not differential inputs to a single differential
clock input buffer. The device also allows the user to
manipulate the output register clock inputs quasi independently
with the C and C clock inputs. C and C are also independent
single-ended clock inputs, not differential inputs. If the C
clocks are tied high, the K clocks are routed internally to fire
the output registers instead.
Each internal read and write operation in a SigmaQuad-II B2
RAM is two times wider than the device I/O bus. An input data
bus de-multiplexer is used to accumulate incoming data before
it is simultaneously written to the memory array. An output
data multiplexer is used to capture the data produced from a
single memory array read and then route it to the appropriate
output drivers as needed. Therefore the address field of a
SigmaQuad-II B2 RAM is always one address pin less than the
advertised index depth (e.g., the 2M x 8 has a 1M addressable
index).
SigmaQuad™ Family Overview
The GS8182Q08/09/18/36BD-300M are built in compliance
with the SigmaQuad-II SRAM pinout standard for Separate
I/O synchronous SRAMs. They are 18,874,368-bit (18Mb)
SRAMs. The GS8182Q08/09/18/36BD-300M SigmaQuad
SRAMs are just one element in a family of low power, low
voltage HSTL I/O SRAMs designed to operate at the speeds
needed to implement economical high performance
networking systems.
Parameter Synopsis
-300M
tKHKH
tKHQV
3.3 ns
0.45 ns
Rev: 1.00a 11/2011
1/35
© 2011, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

GS8182Q36BD-300M相似产品对比

GS8182Q36BD-300M GS8182Q36BD-300MT GS8182Q09BD-300MT GS8182Q09BD-300M GS8182Q18BD-300MT GS8182Q18BD-300M GS8182Q08BD-300M GS8182Q08BD-300MT
描述 QDR SRAM, 512KX36, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, FPBGA-165 QDR SRAM, 512KX36, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, FPBGA-165 QDR SRAM, 2MX9, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, FPBGA-165 QDR SRAM, 2MX9, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, FPBGA-165 QDR SRAM, 1MX18, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, FPBGA-165 QDR SRAM, 1MX18, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, FPBGA-165 QDR SRAM, 2MX8, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, FPBGA-165 QDR SRAM, 2MX8, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, FPBGA-165
零件包装代码 BGA BGA BGA BGA BGA BGA BGA BGA
包装说明 LBGA, LBGA, LBGA, LBGA, LBGA, LBGA, LBGA, LBGA,
针数 165 165 165 165 165 165 165 165
Reach Compliance Code compliant compliant compliant compliant compliant compliant compliant compliant
ECCN代码 3A991.B.2.B 3A991.B.2.B 3A991.B.2.B 3A991.B.2.B 3A991.B.2.B 3A991.B.2.B 3A991.B.2.B 3A991.B.2.B
最长访问时间 0.45 ns 0.45 ns 0.45 ns 0.45 ns 0.45 ns 0.45 ns 0.45 ns 0.45 ns
其他特性 PIPELINED ARCHITECTURE PIPELINED ARCHITECTURE PIPELINED ARCHITECTURE PIPELINED ARCHITECTURE PIPELINED ARCHITECTURE PIPELINED ARCHITECTURE PIPELINED ARCHITECTURE PIPELINED ARCHITECTURE
JESD-30 代码 R-PBGA-B165 R-PBGA-B165 R-PBGA-B165 R-PBGA-B165 R-PBGA-B165 R-PBGA-B165 R-PBGA-B165 R-PBGA-B165
长度 15 mm 15 mm 15 mm 15 mm 15 mm 15 mm 15 mm 15 mm
内存密度 18874368 bit 18874368 bit 18874368 bit 18874368 bit 18874368 bit 18874368 bit 16777216 bit 16777216 bit
内存集成电路类型 QDR SRAM QDR SRAM QDR SRAM QDR SRAM QDR SRAM QDR SRAM QDR SRAM QDR SRAM
内存宽度 36 36 9 9 18 18 8 8
功能数量 1 1 1 1 1 1 1 1
端子数量 165 165 165 165 165 165 165 165
字数 524288 words 524288 words 2097152 words 2097152 words 1048576 words 1048576 words 2097152 words 2097152 words
字数代码 512000 512000 2000000 2000000 1000000 1000000 2000000 2000000
工作模式 SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
最高工作温度 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C
最低工作温度 -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C
组织 512KX36 512KX36 2MX9 2MX9 1MX18 1MX18 2MX8 2MX8
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 LBGA LBGA LBGA LBGA LBGA LBGA LBGA LBGA
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 GRID ARRAY, LOW PROFILE GRID ARRAY, LOW PROFILE GRID ARRAY, LOW PROFILE GRID ARRAY, LOW PROFILE GRID ARRAY, LOW PROFILE GRID ARRAY, LOW PROFILE GRID ARRAY, LOW PROFILE GRID ARRAY, LOW PROFILE
并行/串行 PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
座面最大高度 1.4 mm 1.4 mm 1.4 mm 1.4 mm 1.4 mm 1.4 mm 1.4 mm 1.4 mm
最大供电电压 (Vsup) 1.9 V 1.9 V 1.9 V 1.9 V 1.9 V 1.9 V 1.9 V 1.9 V
最小供电电压 (Vsup) 1.7 V 1.7 V 1.7 V 1.7 V 1.7 V 1.7 V 1.7 V 1.7 V
标称供电电压 (Vsup) 1.8 V 1.8 V 1.8 V 1.8 V 1.8 V 1.8 V 1.8 V 1.8 V
表面贴装 YES YES YES YES YES YES YES YES
技术 CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
温度等级 MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY
端子形式 BALL BALL BALL BALL BALL BALL BALL BALL
端子节距 1 mm 1 mm 1 mm 1 mm 1 mm 1 mm 1 mm 1 mm
端子位置 BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM
宽度 13 mm 13 mm 13 mm 13 mm 13 mm 13 mm 13 mm 13 mm
厂商名称 - - GSI Technology GSI Technology GSI Technology GSI Technology GSI Technology GSI Technology
LM3S811 + 12864 的贪吃蛇程序转自OURAVR
LM3S811 + 12864 的贪吃蛇程序 转自OURAVR...
ersha4877 微控制器 MCU
PIC kit 3 电路图,请大家校对
由于没有找到相应的官方电路图文件,本人照官方的电路画了出来,PADS模式, 电路中的元件号、网络标号等,尽量与官方一致。 现帖出来,请大家帮忙校对,如果以后有需要PIC ......
dontium 电源技术
(求助)0.5秒 * 10000 / 5怎样计算
(求助)0.5秒 * 10000 / 5怎样计算 。谢谢各位老师!:):):):):):):)...
yunan4613 Microchip MCU
LM3S9B96的USB作为非OTG的Host使用,如何给Device供电?
作为非OTG的Host使用时,是通过USB0VBUS给从设备供电吗?我看数据手册上说,作为非OTG主设备时可释放USB0VBUS和USB0ID作为GPIO使用,难道VBUS不是用来给从设备供电的?...
ultrabenz 微控制器 MCU
急:关于f2812时钟问题
小弟刚做了个板,通电后发现2812输出时钟为2.5MHz。晶体为20MHz(20pF),不知道是什么原因?...
zhazhyrjkf3 微控制器 MCU
致各位斑竹
各位斑竹,上午好!经过大家几周的共同努力,论坛已有明显起色,我代表电子工程世界网感谢大家!希望大家继续努力,让电子工程世界论坛在我们的努力下能够真正成为一个电子工程师交流的平台,也 ......
sw 为我们提建议&公告

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1309  2863  1231  1410  2922  53  56  46  43  50 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved