TS971-TS972-TS974
Output rail-to-rail very low noise operational amplifier
Features
■
■
■
■
■
■
■
TS971ILT (SOT23-5L)
Output
VDD
1
5
V CC
Rail-to-rail output voltage swing
±2.4V @ V
CC
= ±2.5V
Very low noise level: 4nV/√Hz
Ultra low distortion: 0.003%
High dynamic features: 12MHz, 4V/µs
Operating range: 2.7V to 10V
ESD protection (2kV)
Latch-up immunity (class A)
2
Non-inverting input
3
4
Inverting input
TS971ID-TS971IDT (SO-8)
N.C.
1
-
+
8 N.C.
7 VCC
6 Output 2
5 N.C.
Inverting Input 1 2
Non-inverting Input 1
3
Applications
■
■
■
■
V
DD
4
Portable equipment (CD players, PDA)
Portable communications (cell phones,
pagers)
Instrumentation & sensoring
Professional audio circuits
TS972IN (DIP8)
TS972ID-TS972IDT (SO-8)
TS972IPT (TSSOP8)
Output 1
Inverting Input 1
Non-inverting Input 1
1
2
3
4
-
+
-
+
8
V
CC
7 Output 2
6 Inverting Input 2
5 Non-inverting Input 2
Description
The TS97x family of operational amplifiers
operates with voltages as low as ±1.35V and
features output rail-to-rail signal swing. The
TS97x are particularly well suited for portable and
battery-supplied equipment. Very low noise and
low distortion characteristics make them ideal for
audio pre-amplification.
The TS971 is available in a variety of packages to
suit all types of applications. For applications
where space-saving is critical, the SOT23
package (2.8 x 2.9mm) or the DFN package
(3 x 3mm) simplify the board design because they
can be placed everywhere.
VDD
TS972IQT (DFN8)
Output 1
1
2
3
4
8
7
6
5
VCC
Output 2
Inverting Input 2
Non Inverting Input 2
Inverting Input 1
Non Inverting Input 1
VDD
TS974IN (DIP14)
TS974ID-TS974IDT (SO-14)
TS974IPT (TSSOP14)
Output 1 1
Inverting Input 1 2
Non-inverting Input 1 3
V
CC
4
Non-inverting Input 2 5
Inverting Input 2 6
Output 2 7
+
-
+
-
-
+
-
+
14 Output 4
13 Inverting Input 4
12 Non-inverting Input 4
11 V
DD
10 Non-inverting Input 3
9
8
Inverting Input 3
Output 3
December 2007
Rev 6
1/17
www.st.com
17
Absolute maximum ratings and operating conditions
TS971-TS972-TS974
1
Absolute maximum ratings and operating conditions
Table 1.
Symbol
V
CC
V
id
V
in
T
stg
T
j
Supply voltage
(1)
Differential input voltage
(2)
Input voltage
(3)
Storage temperature range
Maximum junction temperature
Thermal resistance junction to ambient
(4)
SOT23-5
DFN8
SO-8
SO-14
TSSOP8
TSSOP14
DIP8
DIP14
Thermal resistance junction to case
(4)
SOT23-5
DFN8
SO-8
SO-14
TSSOP8
TSSOP14
DIP8
DIP14
HBM: human body model
(5)
ESD
MM: machine model
(6)
CDM: charged device model
(7)
Lead temperature (soldering, 10sec)
Absolute maximum ratings AMR
Parameter
Value
12
±1
V
DD
-0.3 to V
CC
+0.3
-65 to +150
150
250
40
125
105
120
100
85
80
81
5.2
40
31
37
32
41
33
2
200
1.5
260
°C
Unit
V
V
V
R
thja
°C/W
R
thjc
°C/W
kV
V
kV
°C
1. All voltage values, except differential voltage are with respect to network ground terminal.
2. Differential voltages are the non-inverting input terminal with respect to the inverting input terminal.
3. The magnitude of input and output voltages must never exceed V
CC
+0.3V.
4. Short-circuits can cause excessive heating and destructive dissipation. Values are typical.
5. Human body model: A 100pF capacitor is charged to the specified voltage, then discharged through a
1.5kΩ resistor between two pins of the device. This is done for all couples of connected pin combinations
while the other pins are floating.
6. Machine model: A 200pF capacitor is charged to the specified voltage, then discharged directly between
two pins of the device with no external series resistor (internal resistor < 5Ω). This is done for all couples of
connected pin combinations while the other pins are floating.
7. Charged device model: all pins and the package are charged together to the specified voltage and then
discharged directly to the ground through only one pin. This is done for all pins.
No value specified for CDM on SOT23-5 package.
2/17
TS971-TS972-TS974
Table 2.
Symbol
V
CC
V
icm
T
oper
Supply voltage
Absolute maximum ratings and operating conditions
Operating conditions
Parameter
Value
2.7 to 10
V
DD
+1.15 to V
CC
-1.15
-40 to +125
Unit
V
V
°C
Common mode input voltage range
Operating free air temperature range
3/17
Electrical characteristics
TS971-TS972-TS974
2
Table 3.
Symbol
V
io
DV
io
I
io
I
ib
V
icm
CMR
SVR
A
vd
V
OH
V
OL
I
source
I
sink
I
CC
GBP
SR
∅m
Gm
e
n
THD
Electrical characteristics
V
CC
= +2.5V, V
DD
= -2.5V, T
amb
= 25°C (unless otherwise specified)
Parameter
Input offset voltage
Input offset voltage drift
Input offset current
Input bias current
Common mode input voltage
range
Common mode rejection ratio
Supply voltage rejection ratio
Large signal voltage gain
High level output voltage
Low level output voltage
Output source current
Output sink current
Supply current per amplifier
Gain bandwidth product
Slew rate
Phase margin at unit gain
Gain margin
Equivalent input noise voltage
Total harmonic distortion
Unity gain - No load
f = 100kHz, R
L
= 2kΩ, C
L
= 100pF
A
V
= 1, V
in
= ±1V
R
L
= 2kΩ, C
L
=100pF
R
L
= 2kΩ, C
L
=100pF
f = 100kHz
f = 1kHz, A
V
= -1, R
L
=10kΩ
8.5
2.8
V
icm
= ±1.35V
V
CC
= ±2V to ±3V
R
L
= 2kΩ
R
L
= 2kΩ
R
L
= 2kΩ
Conditions
T
min
≤
T
amb
≤
T
max
V
icm
= 0V, V
o
= 0V
V
icm
= 0V, V
o
= 0V
V
icm
= 0V, V
o
= 0V
T
min
≤
T
amb
≤
T
max
-1.35
60
60
70
2
85
70
80
2.4
-2.4
1.5
100
2
12
4
60
10
4
0.003
2.8
-2
5
10
200
200
150
750
1000
1.35
Min.
Typ.
1
Max.
5
7
Unit
mV
µV/°C
nA
nA
V
dB
dB
dB
V
V
mA
mA
mA
MHz
V/µs
Degrees
dB
nV/√Hz
%
4/17
TS971-TS972-TS974
Electrical characteristics
Figure 1.
Input offset voltage distribution
Figure 2.
Voltage gain & phase vs. frequency
Figure 3.
Voltage gain & phase vs. frequency Figure 4.
THS vs. V
out
Figure 5.
THD vs. V
out
Figure 6.
THD vs. frequency
5/17
模拟与混合信号
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
