TSM103W
Dual Operational Amplifier and Voltage Reference
OPERATIONAL AMPLIFIER
s
s
s
s
s
s
s
s
s
s
s
s
LOW INPUT OFFSET VOLTAGE : 0.5mV
typ.
LOW SUPPLY CURRENT : 350µA/op.
(@ V
CC
= 5V)
MEDIUM BANDWIDTH (unity gain) : 0.9MHz
LARGE OUTPUT VOLTAGE SWING : 0V to
(V
CC
- 1.5V)
INPUT COMMON MODE VOLTAGE RANGE
INCLUDES GROUND
WIDE POWER SUPPLY RANGE : 3 to 32V
±1.5 TO ±16V
1.5kV ESD PROTECTION
VOLTAGE REFERENCE
FIXED OUTPUT VOLTAGE REFERENCE
2.5V
±0.4% OR ±0.7% VOLTAGE PRECISION
SINK CURRENT CAPABILITY : 1 to 100mA
TYPICAL OUTPUT IMPEDANCE : 0.2Ω
D
SO-8
(Plastic Micropackage)
PIN CONNECTIONS
(top view)
DESCRIPTION
The TSM103W is a monolithic IC that includes
one independent op-amp and another op-amp for
which the non-inverting input is wired to a 2.5V
fixed Voltage Reference. This device offers both
space and cost savings in many applications such
as power supply management or data acquisition
systems.
Output 1
1
OP1
OP2
8 VCC+
7 Output 2
6 Inverting Input 2
+
-
Inverting Input 1 2
Non-inverting Input 1 3
V - 4
CC
-
+
VRef
5 Non-inverting Input 2
ORDER CODE
Part Number
TSM103WID
TSM103WIDT
TSM103WAID
TSM103WAIDT
Temperature
Package Packaging
Range
Tube
Tape & Ree
Tube
Tape & Reel
-40, +105°C
SO-8
April 2004
Revision 3
1/7
TSM103W
1
ABSOLUTE MAXIMUM RATINGS
Parameter
Supply Voltage
Differential Input Voltage
Input VoltageL
Storage temperature range
Continuous cathode current range
Maximum Junction Temperature
Thermal Resistance Junction to Ambient (SO package)
Maximum Lead Temperature (10 seconds maximum)
Electrostatic Discharge Protection
ABSOLUTE MAXIMUM RATINGS
Symbol
V
CC
V
id
V
i
T
stg
Ik
T
j
R
thja
T
l
ESD
Value
36
Vcc + 0.6
-0.3 to Vcc + 0.3V
-65 to + 150
-100 to 150
150
175
260
1.5
Unit
V
V
V
°C
mA
°C
°C/W
°C
kV
OPERATING CONDITIONS
Symbol
Vcc
I
k
T
oper
DC Supply Conditions
Vref Cathode Current
Operating Free-air Temperature Range
Parameter
Value
3 to 32
1 to 100
-40°C, +105°C
Unit
V
mA
°C
2/7
ELECTRICAL CHARACTERISTICS
2
ELECTRICAL CHARACTERISTICS
Symbol
Parameter
Total Supply Current, excluding Current in the
Voltage Reference
Vcc+ = 5V, no load
Tmin. < Tamb < Tmax.
Vcc+ = 30V, no load
Tmin. < Tamb < Tmax
Min.
Typ.
Max.
TSM103W
Unit
I
CC
0.7
1.2
2
mA
OPERATOR 2
(independent op-amp)
V
CC
+
= +5V, V
CC
= Ground, V
o
= 1.4V,T
amb
= 25°C (unless otherwise specified)
Symbol
Parameter
Input Offset Voltage
V
icm
= 0V
TSM103WA, T
amb
= 25°
T
min.
≤
T
amb
≤
T
max.
TSM103W, T
amb
= 25°
T
min.
≤
T
amb
≤
T
max.
Input Offset Voltage Drift
Input Offset Current
T
min.
≤
T
amb
≤
T
max.
Input Bias Current
T
min.
≤
T
amb
≤
T
max
Large Signal Voltage Gain
V
CC
= 15V, R
L
= 2k, Vo = 1.4V to 11.4V
T
min.
≤
T
amb
≤
T
max.
Supply Voltage Rejection Ratio
V
CC
= 5V to 30V
Input Common Mode Voltage Range
V
CC
= +30V - see note
1
T
min.
≤
T
amb
≤
T
max.
Common Mode Rejection Ratio
T
min.
≤
T
amb
≤
T
max.
Output Current Source
V
CC
= +15V, Vo = 2V, V
id
= +1V
Short Circuit to Ground
V
CC
= +15V
Output Current Sink
V
id
= -1V,
V
CC
= +15V, V
o
= 2V
V
CC
= +15V, V
o
= 0.2V
High Level Output Voltage
V
CC
+
= 30V
T
amb
= 25°C, R
L
= 2k
T
min.
≤
T
amb
≤
T
max
T
amb
= 25°C, R
L
= 10k
T
min.
≤
T
amb
≤
T
max.
Low Level Output Voltage
R
L
= 10k
T
min.
≤
T
amb
≤
T
max.
Slew Rate at Unity Gain
V
i
= 0.5 to 3V, V
CC
= 15V
R
L
= 2k, C
L
= 100pF, unity gain
50
25
65
0
0
70
60
20
85
Min.
Typ.
Max.
2
3
4
5
Unit
mV
V
io
0.5
1
7
2
20
DV
io
I
io
I
ib
Avd
SVR
Vicm
CMR
I
source
I
o
µ
V/°C
75
150
150
200
nA
nA
100
100
(V
CC
+
) -1.5
(V
CC
+
) -2
V/mV
dB
V
dB
mA
60
mA
40
40
I
sink
10
12
20
50
mA
µA
V
OH
26
26
27
27
27
28
V
V
OL
5
20
20
mV
SR
0.2
0.4
V/
µ
s
3/7
TSM103W
ELECTRICAL CHARACTERISTICS
Symbol
GBP
Parameter
Gain Bandwidth Product
V
CC
= 30V,R
L
= 2k, C
L
= 100pF
f = 100kHz, V
in
= 10mV
Total Harmonic Distortion
f = 1kHz
A
V
= 20dB,R
L
= 2k, V
CC
= 30V
C
L
= 100pF, V
o
= 2V
pp
Equivalent Input Noise Voltage
f = 1kHz, Rs = 100
Ω
Vcc = 30V
Min.
0.5
Typ.
0.9
Max.
Unit
MHz
THD
0.02
%
e
n
50
nV/
√
Hz
1) The input common-mode voltage of either input signal voltage should not be allowed to go negative by more than 0.3V. The upper end
of the common-mode voltage range is V
CC+
- 1.5V. Both inputs can go to Vcc+ 0.3V without damage.
OPERATOR 1
(op-amp with non-inverting input connected to the internal Vref)
V
CC
+
= +5V, V
CC-
= Ground, T
amb
= 25°C (unless otherwise specified)
Symbol
Parameter
Input Offset Voltage
V
icm
= 0V
TSM103WA, T
amb
= 25°
T
min.
≤
T
amb
≤
T
max.
TSM103W, T
amb
= 25°
T
min.
≤
T
amb
≤
T
max.
Input Offset Voltage Drift
Input Bias Current
negative input
Large Signal Voltage Gain
V
CC
= 15V, R
L
= 2k, Vo = 1.4V to 11.4V
T
min.
≤
T
amb
≤
T
max
Supply Voltage Rejection Ratio
V
icm
= 0V
V
CC+
= 5V to 30V
Output Current Source
V
o
= 2V
V
CC
= +15V, V
id
= +1V
Short Circuit to Ground
V
CC
= +15V
Output Current Sink
V
id
= -1V,
V
CC
= +15V, V
o
= 2V
V
CC
= +15V, V
o
= 0.2V
High Level Output Voltage
V
CC
+
= 30V
T
amb
= 25°C, R
L
= 2k
T
min.
≤
T
amb
≤
T
max.
T
amb
= 25°C, R
L
= 10k
T
min.
≤
T
amb
≤
T
max.
Low Level Output Voltage
R
L
= 10k
T
min.
≤
T
amb
≤
T
max.
Slew Rate at Unity Gain
V
i
= 0.5 to 2V, V
CC
= 15V
R
L
= 2k, C
L
= 100pF, unity gain
0.2
Min.
Typ.
Max.
Unit
V
io
0.5
1
7
20
2
3
4
5
mV
DV
io
I
ib
Avd
µ
V/°C
nA
100
V/mV
SVR
65
100
dB
I
source
I
o
20
40
40
60
mA
mA
I
sink
10
12
20
50
mA
µA
V
OH
26
26
27
27
27
V
28
5
20
20
V
OL
mV
SR
0.4
V/
µ
s
4/7
ELECTRICAL CHARACTERISTICS
TSM103W
Symbol
GBP
Parameter
Gain Bandwidth Product
V
CC
= 30V,R
L
= 2k, C
L
= 100pF
f = 100kHz, V
in
= 10mV
Total Harmonic Distortion
f = 1kHz
A
V
= 20dB,R
L
= 2k, V
CC
= 30V
C
L
= 100pF, V
o
= 2V
pp
Min.
0.5
Typ.
0.9
Max.
Unit
MHz
THD
0.02
%
VOLTAGE REFERENCE
Symbol
Parameter
Reference Input Voltage, Ik=10mA
TSM103WA
±
0.4% T
amb
= 25°C
T
min.
≤
T
amb
≤
T
max.
TSM103W
±
0.7% T
amb
= 25°C
T
min.
≤
T
amb
≤
T
max.
Reference Input Voltage Deviation Over Temperature
Range
V
KA
= V
ref
; I
k
= 10mA
T
min.
≤
T
amb
≤
T
max.
Minimum Cathode Current for Regulation
V
KA
= V
ref
Dynamic Impedance - note
1
V
KA
= V
ref
,
∆
I
K
= 1 to 100mA, f < 1kHz
Min.
2.49
2.48
2.482
2.465
Typ.
2.5
2.500
Max.
2.51
2.52
2.518
2.535
Unit
V
ref
V
∆
V
ref
7
0.5
0.2
30
1
0.5
mV
mA
I
min
|Z
KA
|
Ω
1) The dynamic impedance is defined as [Z
KA
| =
∆
V
KA
/
∆
I
K
5/7
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
