54LVTH162244
DPACI
Features
•
•
•
•
•
•
•
•
•
•
Mixed-mode signal operation. (5V input/output with
3.3V supply).
Total dose hardness:Typical
100 krad (Si), depending upon space environment
Output ports have equivalent 22 ohm series resistors.
External resistors not required.
Unregulated battery operation down to 2.7V
Typical V
olp
(Output ground bounce)
<0.8V at Vcc= 3.3V, T
A
=25C.
Hot insertion supported.
Bus hold on data inputs eliminates the need for
external pullup/pulldown resistors.
Distributed Vcc and GND pins minimize high speed
switching noise.
Flow-through architecture optimizes PCB layout
Package:
48 pin flat pack shielded or unshielded package.
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS
General Description
54LVTH162244 is a 16-bit buffer and line driver designed for
low voltage operation with the capability to interface with a
TTL environment. These devices can be used as four 4-bit
buffers, two 8-bit buffers, or one 16-bit buffer. These devices
provide true outputs and symmetrical active-low output-
enable (OE) inputs. The outputs which are designed to
source or sink up to 12ma, include equivalent 22 ohm series
resistors to reduce overshoot and undershoot. Active bus-
hold circuitry holds unused or undriven inputs at a valid logic
state. Use of pullup or pulldown resistors with the bus-hold
circuitry is not recommended.
DPACI incorporates radiation package shielding when
required (based upon orbit requirements).
1OE
1Y1
1Y2
GND
1Y3
1Y4
V
CC
1
48
2OE
1A1
1A2
GND
1A3
1A4
V
CC
2A1
2A2
GND
2A3
2A4
LOGIC DIAGRAM
OE
2Y1
2Y2
GND
2Y3
2Y4
3Y1
3Y2
GND
3Y3
3Y4
V
CC
DPACI
54LVTH
162244
A1
Y1
3A1
3A2
GND
3A3
3A4
V
CC
4A1
A2
Y2
A3
Y3
4Y1
4Y2
GND
4Y3
4Y4
4OE
24
25
4A2
GND
4A3
4A4
A4
Y4
DPACI
3OE
2251 Ward Ave., Simi Valley, CA 93065
Phone: (805) 581-9200
Fax: (805) 581-9790
Website:
www.dpaci.com
All data sheets are subject to change without notice
PAGE 1
54LVTH162244
REV. N/R
54LVTH162244
DPACI
ABSOLUTE MAXIMUM RATINGS
1
PARAMETER
Supply voltage range
Input voltage range (see note 2)
Voltage range applied to any output in the high
impedance or power-off state (see note 2)
Voltage range applied to any output in the high state
(see note 2)
Current into any output in the low state
Current into any output in the high state(see note 3)
Input clamp current
Output clamp current
Storage temperature range
Operating temperature range
SYMBOL
V
cc
V
I
V
O
V
O
I
O
I
O
I
IK
(V
I
<0)
I
OK
(V
O
<0)
T
S
T
A
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS
MIN
-0.5
-0.5
-0.5
-0.5
--
--
--
--
-65
-55
MAX
4.6
7.0
7.0
V
CC
+.05
30
30
-50
-50
150
125
UNIT
V
V
V
V
mA
mA
mA
mA
°C
°C
RECOMMENDED OPERATING CONDITIONS
4
PARAMETER
Supply Voltage
High-level input voltage
Low-level input voltage
Input voltage
High-level output current
Low level output current
Input transition rise or fall rate ( outputs enabled )
Power-up ramp rate
Operating temperature
SYMBOL
V
CC
V
IH
V
IL
V
I
I
OH
I
OL
∆t/∆V
∆t/∆Vcc
T
A
MIN
2.7
2
--
--
--
--
--
200
-55
MAX
3.6
--
0.8
5.5
-12
12
10
--
125
UNIT
V
V
V
V
mA
mA
ns/V
us/V
°C
1. Stresses beyond those listed under "absolute maximum ratings” may cause permanent damage to the device. These are
stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under
"recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods
may affect device reliability.
2. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
3. This current flows only when the output is in the high state and V
o
> V cc.
4. All unused control inputs of the devices must be held at V
CC
or GND to ensure proper device operation
DPACI
2251 Ward Ave., Simi Valley, CA 93065
Phone: (805) 581-9200
Fax: (805) 581-9790
Website:
www.dpaci.com
All data sheets are subject to change without notice
PAGE 2
54LVTH162244
REV. N/R
54LVTH162244
DPACI
DC ELECTRICAL CHARACTERISTICS
1
PARAMETER
V
IK
V
OH
V
OL
CONTROL
I
I
INPUTS
DATA
INPUTS
I
I(hold)
I
OZH
I
OZL
I
OZPU2
I
OZPD2
DATA
INPUTS
V
CC
= 3.6 V
V
CC
= 3.6 V
V
CC
= 3 V
TEST CONDITIONS
V
CC
= 2.7V
I
I
= -18mA
V
CC
= 3V
V
CC
= 3V
V
CC
= 0 or 3.6V,
V
CC
= 3.6V,
V
CC
= 3.6 V
I
OH
= -12mA
I
OL
= 12mA
V
I
= 5.5 V
V
I
= V
CC
or GND
V
CC
V
I
= 0
V
I
= 0.8 V
V
I
= 2 V
V
O
= 3 V
V
O
= 0.5 V
MIN
--
2
--
--
--
--
--
75
-75
--
--
--
--
--
--
--
--
--
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS
(VCC=3.3V ± 10%,Ta = -55 to +125 °C,C
L
=50pF,unless otherwise specified)
MAX
-1.2
--
0.8
10
±1
1
-5
--
--
5
-5
±100
±100
0.19
5
0.19
0.2
--
--
8
15
mA
pF
pF
mA
µA
µA
µA
µA
µA
µA
UNIT
V
V
V
I
CC
∆I
CC
C
i2
C
o2
1
V
CC
= 1.5V to 0, V
O
= 0.5 V to 3 V,
OE = don't care
V
CC
= 1.5V to 0, V
O
= 0.5 V to 3 V,
OE = don't care
V
CC
= 3.6 V,
Outputs high
I
O
= 0,
Outputs low
V
I
= V
CC
or GND
Outputs disabled
V
CC
= 3 V to 3.6 V, One input at V
CC
-0.6 V,
Other inputs at V
CC
or GND
V
I
= 3 V or 0
V
O
= 3 V or 0
1 : This is the increase in supply current for each input that is at the specified TTL voltage level rather than Vcc or GND
2 : Guaranteed by Design
DPACI
2251 Ward Ave., Simi Valley, CA 93065
Phone: (805) 581-9200
Fax: (805) 581-9790
Website:
www.dpaci.com
All data sheets are subject to change without notice
PAGE 3
54LVTH162244
REV. N/R
54LVTH162244
DPACI
AC ELECTRICAL CHARACTERISTICS
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS
(VCC =3.3V ±10%,T
A
= -55 to +125 °C,C
L
= 50 pF,unless otherwise specified)
PARAMETER
Propogation Delay Time
A to Y
Output Enable Time
OE to Y
Output Disable Time
OE to Y
SYMBOL
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
V
CC
= 3.3 V
MIN
MAX
1.1
4.6
1.1
1.1
1.3
1.6
1
3.9
5.4
4.9
5.9
5.9
V
CC
= 2.7 V
MAX
5.1
4.5
6.7
6.1
6.5
5.8
ns
ns
UNIT
ns
FUNCTION TABLE
(each 4-bit buffer)
INPUTS
OE
L
L
H
A
H
L
X
OUTPUT
Y
H
L
Z
DPACI
2251 Ward Ave., Simi Valley, CA 93065
Phone: (805) 581-9200
Fax: (805) 581-9790
Website:
www.dpaci.com
All data sheets are subject to change without notice
PAGE 4
54LVTH162244
REV. N/R
54LVTH162244
DPACI
LOAD CIRCUIT AND VOLTAGE WAVEFORMS
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING
NOTES: A. C
L
includes probe and fixture capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR
≤
10 MHz. Z
O
= 50
Ω,
t
r
≤
2.5 ns, t
f
≤
2.5 ns.
D. The outputs are measured one at a time with one transition per measurement.
DPACI
2251 Ward Ave., Simi Valley, CA 93065
Phone: (805) 581-9200
Fax: (805) 581-9790
Website:
www.dpaci.com
All data sheets are subject to change without notice
PAGE 5
54LVTH162244
REV. N/R
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
