Si8440/41/42/45
Q
UAD
-C
HANNEL
D
IGITAL
I
SOLATOR
Features
High-speed operation:
DC – 150 Mbps
Low propagation delay:
<10 ns
Wide Operating Supply Voltage:
2.375–5.5 V
Low power: I1 + I2 <
12 mA/channel at 100 Mbps
Precise timing:
2 ns pulse width distortion
1 ns channel-channel matching
2 ns pulse width skew
2500 V
RMS
isolation
Transient Immunity: >25 kV/µs
Tri-state outputs with ENABLE
control
DC correct
No start-up initialization required
<10 µs Startup Time
High temperature operation:
125 °C at 100 Mbps
100 °C at 150 Mbps
Wide body SOIC-16 package
Pin Assignments
Wide Body SOIC
V
DD1
GND1
A1
A2
A3
A4
EN1/NC
GND1
1
2
3
4
5
6
7
8
Top View
16
15
14
13
12
11
10
9
V
DD2
GND2
B1
B2
B3
B4
EN2/NC
GND2
Applications
Isolated switch mode supplies
Isolated ADC, DAC
Motor control
U.S. Patent #6,262,600
Power factor correction systems
U.S. Patent #6,525,566
U.S. Patent #6,873,065
VDE certification conformity
IEC 60747-5-2
(VDE0884 Part 2)
Safety Regulatory Approvals
UL recognition:2500 V
RMS
for 1
Minute per UL1577
CSA component acceptance
notice
U.S. Patent #7,075,329
U.S. Patent #7,302,247
U.S. Patent #7,376,212
Other Patents Pending
Description
Silicon Lab's family of digital isolators are CMOS devices that employ
an RF coupler to transmit digital information across an isolation
barrier. Very high speed operation at low power levels is achieved.
These parts are available in a 16-pin wide body SOIC package. Three
speed grade options (1, 10, 150 Mbps) are available and achieve
typical propagation delay of less than 10 ns.
Block Diagram
Si8440/45
Si8441
Si8442
A1
A2
A3
A4
NC
B1
B2
B3
B4
EN2/NC
A1
A2
A3
A4
EN1
B1
B2
B3
B4
EN2
A1
A2
A3
A4
EN1
B1
B2
B3
B4
EN2
Rev. 0.62 8/08
Copyright © 2008 by Silicon Laboratories
Si8440/41/42/45
Si8440/41/42/45
2
Rev. 0.62
Si8440/41/42/45
T
ABLE O F
C
ONTENTS
Section
Page
1. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4
2. Typical Performance Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
3. Application Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
3.1. Theory of Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
3.2. Eye Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
4. Layout Recommendations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
4.1. Supply Bypass . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
4.2. Input and Output Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
4.3. Enable Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .22
4.4. RF Radiated Emissions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
4.5. RF Immunity and Common Mode Transient Immunity . . . . . . . . . . . . . . . . . . . . . . . 24
5. Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
6. Ordering Guide . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
7. Package Outline: Wide Body SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .27
Document Change List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .28
Contact Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .30
Rev. 0.62
3
Si8440/41/42/45
1. Electrical Specifications
Table 1. Electrical Characteristics
(V
DD1
= 5 V, V
DD2
= 5 V, T
A
= –40 to 125 ºC)
Parameter
High Level Input Voltage
Low Level Input Voltage
High Level Output Voltage
Low Level Output Voltage
Input Leakage Current
Enable Input High Current
Enable Input Low Current
Si8440/45-A,-B,-C, V
DD1
Si8440/45-A,-B,-C, V
DD2
Si8440/45-A,-B,-C, V
DD1
Si8440/45-A,-B,-C, V
DD2
Si8441-A,-B,-C, V
DD1
Si8441-A,-B,-C, V
DD2
Si8441-A,-B,-C, V
DD1
Si8441-A,-B,-C, V
DD2
Si8442-A,-B,-C, V
DD1
Si8442-A,-B,-C, V
DD2
Si8442-A,-B,-C, V
DD1
Si8442-A,-B,-C, V
DD2
Si8440/45-B,-C, V
DD1
Si8440/45-B,-C, V
DD2
Si8441-B,-C, V
DD1
Si8441-B,-C, V
DD2
Si8442-B,-C, V
DD1
Si8442-B,-C, V
DD2
Si8440-C, V
DD1
Si8440-C, V
DD2
Si8441-C, V
DD1
Si8441-C, V
DD2
Si8442-C, V
DD1
Si8442-C, V
DD2
4
Symbol
V
IH
V
IL
V
OH
V
OL
I
L
I
ENH
I
ENL
Test Condition
Min
2.0
—
Typ
—
—
4.8
0.2
—
4
20
8
7
15
7
9
11
14
13
10
10
13
13
11
16
12
14
13
13
12
27
16
27
22
22
Max
—
0.8
—
0.4
±10
—
—
12
12
22
12
14
17
21
19
15
15
20
20
17
22
18
20
18
18
17
32
23
34
29
29
Unit
V
V
V
V
µA
µA
µA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
loh = –4 mA
lol = 4 mA
V
ENx
= V
IH
V
ENx
= V
IL
All inputs 0 DC
All inputs 0 DC
All inputs 1 DC
All inputs 1 DC
All inputs 0 DC
All inputs 0 DC
All inputs 1 DC
All inputs 1 DC
All inputs 0 DC
All inputs 0 DC
All inputs 1 DC
All inputs 1 DC
V
DD1
,V
DD2
– 0.4
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
DC Supply Current
(All inputs 0 V or at Supply)
10 Mbps Supply Current
(All inputs = 5 MHz square wave, CI = 15 pF on all outputs)
100 Mbps Supply Current
(All inputs = 50 MHz square wave, CI = 15 pF on all outputs)
Rev. 0.62
Si8440/41/42/45
Table 1. Electrical Characteristics (Continued)
(V
DD1
= 5 V, V
DD2
= 5 V, T
A
= –40 to 125 ºC)
Parameter
Si844x-A
Maximum Data Rate
Minimum Pulse Width
Propagation Delay
Pulse Width Distortion
|t
PLH
- t
PHL
|
Symbol
Test Condition
Timing Characteristics
Min
Typ
Max
Unit
0
—
t
PHL
, t
PLH
PWD
t
PSK(P-P)
t
PSK
See Figure 2
See Figure 2
—
—
—
—
0
—
t
PHL
, t
PLH
PWD
t
PSK(P-P)
t
PSK
See Figure 2
See Figure 2
—
—
—
—
0
—
t
PHL
, t
PLH
PWD
t
PSK(P-P)
t
PSK
See Figure 2
See Figure 2
4
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
6.5
—
—
—
1
1000
75
30
50
40
10
100
35
7.5
25
5
150
6.6
9.5
3
5.5
3
Mbps
ns
ns
ns
ns
ns
Mbps
ns
ns
ns
ns
ns
Mbps
ns
ns
ns
ns
ns
Propagation Delay Skew
1
Channel-Channel Skew
Si844x-B
Maximum Data Rate
Minimum Pulse Width
Propagation Delay
Pulse Width Distortion
|t
PLH
- t
PHL
|
Propagation Delay Skew
1
Channel-Channel Skew
Si844x-C
Maximum Data Rate
Minimum Pulse Width
Propagation Delay
Pulse Width Distortion
|t
PLH
- t
PHL
|
Propagation Delay Skew
1
Channel-Channel Skew
Rev. 0.62
5
stm32/stm8
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
