电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

TN1112

产品描述Input Hysteresis in Lattice CPLD and FPGA Devices
文件大小457KB,共6页
制造商Lattice(莱迪斯)
官网地址http://www.latticesemi.com
下载文档 全文预览

TN1112概述

Input Hysteresis in Lattice CPLD and FPGA Devices

文档预览

下载PDF文档
Input Hysteresis in Lattice CPLD and
FPGA Devices
September 2006
Technical Note TN1112
Introduction
In order to optimize speed in Lattice devices such as the ispMACH™ 4000 and MachXO™, device inputs are con-
figurable with internal pull-up, pull-down, bus-hold latch or no bus maintenance. Typically, inputs can tolerate rise
and fall times in the 50ns to 100ns range. When interfacing to slow input signals with input rise and fall time in hun-
dreds of nanoseconds, external board design techniques are necessary to make the slow input signals immune to
input noise that may be injected. This technical note suggests a few such techniques.
Input Circuit Techniques
Simple external circuitry along with the internal bus maintenance circuit can significantly improve slow rising and
falling input noise immunity. Three common methods are described below.
Figure 1. Method 1: Input Series Resistor
Cin
20
59
Cout
Figure 2. Method 2: Input and Feedback Resistor
HCout
21
Cin
20
59
Cout
Figure 3. Method 3: Input Resistor and Feedback Capacitor
HCout
21
Cin
20
59
Cout
The following experimental data was collected to demonstrate the improvement that can be achieved with the dif-
ferent methods as compared to inputs without any external circuitry. The tables below highlight the maximum input
rise (t
RISE
) and fall (t
FALL
) time of the results.
Test Device:
MachXO
I/O Standard:
LVCMOS 3.3V with input bus-hold latch turned on
Temperature:
Room temperature
External Input Circuit
None
Method 1
Input Series Resistor
100
Ω
470
Ω
680
Ω
t
RISE
<54ns
65ns
500ns
>15ms
t
FALL
<56ns
63ns
470ns
>15ms
© 2006 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
1
tn1112_01.1
请教各位OemPowerOff、BSPPowerOff、GwesPowerOffSystem这三者之间的调用关系?
请教各位: 在WINCE42中我调用GwesPowerOffSystem()函数,该函数会到我的BSP下调用OEMPowerOff()函数 去执行关机(挂起或者叫深度休眠)操作。 但是在WINCE50中BSP并没有OEMPowe ......
dagelou 嵌入式系统
fpga
我使用的是Xilinx的FPGA的Spartan 芯片 芯片上的标识型号为:Xilinx SPARTAN XC2S200E PQG208AGT0829 D3607064A 6C 需要咨询的问题是:我从官方网站上下载的技术文档中标明,芯片12引脚为VC ......
haiying2004858 FPGA/CPLD
传一些示波器资料
好东西呀 我可是费了不少劲才搞到的...
shamoxue DIY/开源硬件专区
PIC运行问题
请问一下,为什么同样的代码。有时可以正常运行,有时不能正常运行。比如,LCD的显示,有时可以正常显示,有时连清屏都做不到。这是为什么呢?望高手可以给以解释。...
dou123dou Microchip MCU
从网上下载的一个KEIL项目,从哪个文件中可以直接查到这项目是用的哪个型号的MCU
请问:从网上下载的一个KEIL项目,不用KEIL打开这个项目,从该项目的 哪个文件中可以直接查到这项目是用的哪个型号的MCU ...
深圳小花 单片机
maple驱动18B20
#define ONEWIRE_DQ 27 //OneWire 引脚int OneWire_Reset(int);int OneWire_ReadByte(int, int);int OneWire_ReadBit(int, int);void OneWire_WriteByte(int, int);void OneWire_WriteBit(int, ......
ssawee stm32/stm8

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2778  851  248  718  2494  4  18  39  12  19 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved