November 2006
HYS72T64000HR–[3/…/5]–A
HYS72T1280x0HR–[3/…/5]–A
HYS72T256xx0HR–[3/…/5]–A
240-Pin Registered DDR2 SDRAM Modules
DDR2 SDRAM
RDIMM SDRAM
RoHS Compliant
Internet Data Sheet
Rev. 1.31
Internet Data Sheet
HYS72T[64/128/256]xx0HR–[3/3S/3.7/5]–A
Registered DDR2 SDRAM Modules
HYS72T64000HR–[3/…/5]–A, HYS72T1280x0HR–[3/…/5]–A, HYS72T256xx0HR–[3/…/5]–A
Revision History: 2006-11, Rev. 1.31
Page
All
All
4
32,33
36, 41, 45
53
Subjects (major changes since last revision)
Qimonda update
Adapted internet edition
Added product types HYS72T256040HR–[3S/3.7]–A
Added
I
DD
values for HYS72T256040HR–[3S/3.7]–A
Added SPD codes for HYS72T256040HR–[3S/3.7]–A
Added package outline for HYS72T256040HR–[3S/3.7]–A
Previous Revision: 2006-03, Rev. 1.3
Previous Revision: 2005-08, Rev. 1.2
We Listen to Your Comments
Any information within this document that you feel is wrong, unclear or missing at all?
Your feedback will help us to continuously improve the quality of this document.
Please send your proposal (including a reference to this document) to:
techdoc@qimonda.com
qag_techdoc_rev400 / 3.2 QAG / 2006-08-07
03292006-21GC-MK06
2
Internet Data Sheet
HYS72T[64/128/256]xx0HR–[3/3S/3.7/5]–A
Registered DDR2 SDRAM Modules
1
Overview
This chapter gives an overview of the 240-pin Registered DDR2 SDRAM Modules product family and describes its main
characteristics.
1.1
Features
• Programmable CAS Latencies (3, 4 & 5), Burst Length
(4 & 8) and Burst Type
• Auto Refresh (CBR) and Self Refresh
• All inputs and outputs SSTL_18 compatible
• Off-Chip Driver Impedance Adjustment (OCD) and On-Die
Termination (ODT)
• Serial Presence Detect with E
2
PROM
• RDIMM Dimensions (nominal): 30 mm high, 133.35 mm
wide
• Based on standard reference layouts Raw Card “F”, “G”,
“H”, “J” and “N“
• RoHS compliant products
1)
• 240-pin PC2-5300, PC2-4200 and PC2-3200 DDR2
SDRAM memory modules for PC, Workstation and Server
main memory applications
• One rank 64M
×
72, 128M
×
72 ,and two ranks 128M
×
72,
256M
×
72, and four ranks 256M
×
72 module organization
and 64M
×
4, 64M
×
8, 128M
×
4 chip organization
• 512 MByte, 1 GByte and 2 GByte modules built with 512-
Mbit DDR2 SDRAMs in P-TFBGA-60 chipsize packages.
• Standard Double-Data-Rate-Two Synchronous DRAMs
(DDR2 SDRAM) with a single + 1.8 V (± 0.1 V) power
supply
• All speed grades faster than DDR2-400 comply with
DDR2–400 timing specifications.
TABLE 1
Performance Table
Product Type Speed Code
Speed Grade
Max. Clock Frequency
@CL5
@CL4
@CL3
Min. RAS-CAS-Delay
Min. Row Precharge Time
Min. Row Active Time
Min. Row Cycle Time
–3
PC2–5300
4–4–4
–3S
PC2–5300
5–5–5
333
266
200
15
15
45
60
–3.7
PC2–4200
4–4–4
266
266
200
15
15
45
60
–5
PC2–3200
3–3–3
200
200
200
15
15
40
55
Unit
—
MHz
MHz
MHz
ns
ns
ns
ns
f
CK5
f
CK4
f
CK3
t
RCD
t
RP
t
RAS
t
RC
333
333
200
12
12
45
57
1) RoHS Compliant Product: Restriction of the use of certain hazardous substances (RoHS) in electrical and electronic equipment as defined
in the directive 2002/95/EC issued by the European Parliament and of the Council of 27 January 2003. These substances include mercury,
lead, cadmium, hexavalent chromium, polybrominated biphenyls and polybrominated biphenyl ethers.
Rev. 1.31, 2006-11
03292006-21GC-MK06
3
Internet Data Sheet
HYS72T[64/128/256]xx0HR–[3/3S/3.7/5]–A
Registered DDR2 SDRAM Modules
1.2
Description
capacitive loading to the system bus, but adds one cycle to
the SDRAM timing. Decoupling capacitors are mounted on
the PCB board. The DIMMs feature serial presence detect
based on a serial E
2
PROM device using the 2-pin I
2
C
protocol. The first 128 bytes are programmed with
configuration data and the second 128 bytes are available to
the customer.
The QIMONDA HYS72T[64/128/256]xx0HR–[3/3S/3.7/5]–A
module family are Registered DIMM modules “RDIMMs” with
30 mm height based on DDR2 technology. DIMMs are
available as ECC modules in 64M x 72 (512 MByte),
128M x 72 (1 GByte) and 256M x 72 (2 GByte) organization
and density, intended for mounting into 240-Pin connector
sockets.
The memory array is designed with 512-Mbit Double-Data-
Rate-Two (DDR2) Synchronous DRAMs. All control and
address signals are re-driven on the DIMM using register
devices and a PLL for the clock distribution. This reduces
TABLE 2
Ordering Information for RoHS Compliant Products
Product Type
1)
PC2-5300
HYS72T64000HR–3–A
HYS72T128000HR–3–A
HYS72T128020HR–3–A
HYS72T256220HR–3–A
HYS72T64000HR–3S–A
HYS72T128000HR–3S–A
HYS72T128020HR–3S–A
HYS72T256220HR–3S–A
HYS72T256040HR–3S–A
PC2–4200
HYS72T64000HR–3.7–A
HYS72T128000HR–3.7–A
HYS72T128020HR–3.7–A
HYS72T256220HR–3.7–A
HYS72T256040HR–3.7–A
PC2-3200
HYS72T64000HR–5–A
HYS72T128000HR–5–A
HYS72T128020HR–5–A
HYS72T256220HR–5–A
512 MB 1R×8 PC2–3200R–333–12–F0
1 GB 1R×4 PC2–3200R–333–12–H0
1 GB 2R×8 PC2–3200R–333–12–G0
2 GB 2R×4 PC2–3200R–333–12–J1
1 Rank, ECC
1 Rank, ECC
2 Ranks, ECC
2 Ranks, ECC
512 Mbit (×8)
512 Mbit (×4)
512 Mbit (×8)
512 Mbit (×4)
512 MB 1R×8 PC2–4200R–444–12–F0
1 GB 1R×4 PC2–4200R–444–12–H0
1 GB 2R×8 PC2–4200R–444–12–G0
2 GB 2R×4 PC2–4200R–444–12–J1
2 GB 4R×8 PC2–4200R–444–12–N0
1 Rank, ECC
1 Rank, ECC
2 Ranks, ECC
2 Ranks, ECC
4 Ranks, ECC
512 Mbit (×8)
512 Mbit (×4)
512 Mbit (×8)
512 Mbit (×4)
512 Mbit (×8)
512 MB 1R×8 PC2–5300R–444–12–F0
1 GB 1R×4 PC2–5300R–444–12–H0
1 GB 2R×8 PC2–5300R–444–12–G0
2 GB 2R×4 PC2–5300R–444–12–J1
512 MB 1R×8 PC2–5300R–555–12–F0
1 GB 1R×4 PC2–5300R–555–12–H0
1 GB 2R×8 PC2–5300R–555–12–G0
2 GB 2R×4 PC2–5300R–555–12–J1
2 GB 4R×4 PC2–5300R–555–12–N0
1 Rank, ECC
1 Rank, ECC
2 Ranks, ECC
2 Ranks, ECC
1 Rank, ECC
1 Rank, ECC
2 Ranks, ECC
2 Ranks, ECC
4 Ranks, ECC
512 Mbit (×8)
512 Mbit (×4)
512 Mbit (×8)
512 Mbit (×4)
512 Mbit (×8)
512 Mbit (×4)
512 Mbit (×8)
512 Mbit (×4)
512 Mbit (×8)
Compliance Code
2)
Description
SDRAM Technology
1) Product Type numbers end with a place code, designating the silicon die revision. Example: HYS72T64000HR–3.7–A, indicating Rev. “A”
dies are used for DDR2 SDRAM components. For all QIMONDA DDR2 module and component nomenclature see
Table 6
of this data
sheet.
2) The Compliance Code is printed on the module label and describes the speed grade, for example “PC2–4200R–444–12–F0”, where
4200R means Registered DIMM modules with 4.26 GB/sec Module Bandwidth and “444-11” means Column Address Strobe (CAS) latency
= 4, Row Column Delay (RCD) latency = 4 and Row Precharge (RP) latency = 4 using the latest JEDEC SPD Revision 1.2 and produced
on the Raw Card “F”
Rev. 1.31, 2006-11
03292006-21GC-MK06
4
Internet Data Sheet
HYS72T[64/128/256]xx0HR–[3/3S/3.7/5]–A
Registered DDR2 SDRAM Modules
TABLE 3
Address Format
DIMM
Density
512 MB
1 GB
1 GB
2 GB
2 GB
Module
Organization
64M
×
72
128M
×
72
128M
×
72
256M
×
72
256M
×
72
Memory
Ranks
1
1
2
2
4
ECC/
Non-ECC
ECC
ECC
ECC
ECC
ECC
# of
SDRAMs
9
18
18
36
36
# of row/bank/columns bits
14/2/10
14/2/11
14/2/10
14/2/11
14/2/10
Raw Card
F
G
H
J
N
TABLE 4
Components on Modules
Product Type
1)
HYS72T64000HR
HYS72T128000HR
HYS72T128020HR
HYS72T256020HR
HYS72T256220HR
HYS72T256040HR
DRAM Components
1)
HYB18T512800AF
HYB18T512400AF
HYB18T512800AF
HYB18T512400AF
HYB18T512400AF
HYB18T512800AF
DRAM Density
512 Mbit
512 Mbit
512 Mbit
512 Mbit
512 Mbit
512 Mbit
DRAM Organization
64M
×
8
128M
×
4
64M
×
8
128M
×
4
128M
×
4
64M
×
8
Note
2)
1) Green Product
2) For a detailed description of all available functions of the DRAM components on these modules see the component data sheet.
Rev. 1.31, 2006-11
03292006-21GC-MK06
5
微控制器 MCU
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
