电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

AN1A3Q

产品描述Small Signal Bipolar Transistor, 0.1A I(C), 50V V(BR)CEO, 1-Element, PNP, Silicon, TO-92, SC-43B, 3 PIN
产品类别分立半导体    晶体管   
文件大小81KB,共4页
制造商NEC(日电)
下载文档 详细参数 全文预览

AN1A3Q概述

Small Signal Bipolar Transistor, 0.1A I(C), 50V V(BR)CEO, 1-Element, PNP, Silicon, TO-92, SC-43B, 3 PIN

AN1A3Q规格参数

参数名称属性值
是否Rohs认证不符合
零件包装代码TO-92
包装说明CYLINDRICAL, O-PBCY-T3
针数3
Reach Compliance Codecompliant
ECCN代码EAR99
其他特性BUILT IN BIAS RESISTOR RATIO 10
最大集电极电流 (IC)0.1 A
集电极-发射极最大电压50 V
配置SINGLE WITH BUILT-IN RESISTOR
最小直流电流增益 (hFE)80
JEDEC-95代码TO-92
JESD-30 代码O-PBCY-T3
JESD-609代码e0
元件数量1
端子数量3
封装主体材料PLASTIC/EPOXY
封装形状ROUND
封装形式CYLINDRICAL
峰值回流温度(摄氏度)NOT SPECIFIED
极性/信道类型PNP
认证状态Not Qualified
表面贴装NO
端子面层TIN LEAD
端子形式THROUGH-HOLE
端子位置BOTTOM
处于峰值回流温度下的最长时间NOT SPECIFIED
晶体管应用SWITCHING
晶体管元件材料SILICON
最大关闭时间(toff)6000 ns
最大开启时间(吨)200 ns
Base Number Matches1

文档预览

下载PDF文档
DATA SHEET
COMPOUND TRANSISTOR
AN1A3Q
on-chip resistor PNP silicon epitaxial transistor
For mid-speed switching
FEATURES
• On-chip bias resistor
(R
1
= 1.0 kΩ, R
2
= 10 kΩ)
• Complementary transistor with AA1A3Q
PACKAGE DRAWING (UNIT: mm)
ABSOLUTE MAXIMUM RATINGS (Ta = 25°C)
°
Parameter
Collector to base voltage
Collector to emitter voltage
Emitter to base voltage
Collector current (DC)
Collector current (Pulse)
Total power dissipation
Junction temperature
Storage temperature
Symbol
V
CBO
V
CEO
V
EBO
I
C(DC)
I
C(pulse)
*
P
T
T
j
T
stg
Ratings
−60
−50
−5
–100
–200
250
150
−55
to +150
Unit
V
V
V
mA
mA
mW
°C
°C
* PW
10 ms, duty cycle
50 %
ELECTRICAL CHARACTERISTICS (Ta = 25°C)
°
Parameter
Collector cutoff current
DC current gain
DC current gain
Collector saturation voltage
Low level input voltage
High level input voltage
Input resistance
E-to-B resistance
Turn-on time
Storage time
Turn-off time
Symbol
I
CBO
h
FE1
**
h
FE2
**
V
CE(sat)
**
V
IL
**
V
IH
**
R
1
R
2
t
on
t
stg
t
off
V
CC
=
−5
V, R
L
= 1 kΩ
V
I
=
−5
V, PW = 2
µ
s
duty cycle≤2 %
Conditions
V
CB
=
−50
V, I
E
= 0
V
CE
=
−5.0
V, I
C
=
−5.0
mA
V
CE
=
−5.0
V, I
C
=
−50
mA
I
C
=
−5.0
mA, I
B
=
−0.25
mA
V
CE
=
−5.0
V, I
C
=
−100
µ
A
V
CE
=
−0.2
V, I
C
=
−5.0
mA
−2.0
0.7
7
35
80
60
200
−0.04
−0.7
−1.0
1.0
10
1.3
13
0.2
5.0
6.0
−0.2
−0.5
MIN.
TYP.
MAX.
−100
100
Unit
nA
V
V
V
kΩ
kΩ
µ
s
µ
s
µ
s
** Pulse test PW
350
µ
s, duty cycle
2 %
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all devices/types available in every country. Please check with local NEC representative for
availability and additional information.
Document No. D16165EJ1V0DS00 (1st edition)
Date Published April 2002 N CP(K)
Printed in Japan
©
2002
1998

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 64  1001  1265  705  2121  2  21  26  15  43 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved