Page No. : 1/1
RS2042
Green-Power PWM Controller with Freq. Jittering
Description
The RS2042 is a low startup current, low cost, current mode PWM controller with Green-Power & burst-mode power-saving
operation. The integrated functions such as the leading-edge blanking of the current sensing, internal slope compensation
provide the users a high efficiency, low external component counts, and low cost solution for AC/DC power applications. The
special Green-Power function provides off-time modulation to linearly decrease the switching frequency under light-load
conditions. And under zero-load conditions, the power supply enters burst-mode to further reduce power consumption by
shutting off PWM output. When the output of power supply is short or over loaded, the FB voltage will increase, and if the FB
voltage is higher than 5.2V for longer than 56msec the PWM output will be turned off. A external NTC resistor connected from
pin RT to ground can be applied to over-temperature protection. Pulse by pulse current limit ensures a constant output current
even under short circuit. PWM output will be disabled as long as VDD exceeds a threshold. When internal latch circuit is used to
latch-off the controller, the latch will be reset when the power supply VDD is disabled.
Features
Low Cost, Green-Power Burst-Mode PWM
Very Low Start-up Current (about 7.5μA)
Low Operating Current (about 3.0mA)
Current Mode Operation
Under Voltage Lockout (UVLO)
VDD Over Voltage Protection (OVP)
Programmable over-temperature protection
Internal Latch Circuit (OTP, OVP)
Built-in soft start with 1ms
Built-in Frequency jitter for better EMI Signature
Soft Clamped gate output voltage 16.5V
VDD over voltage protect 25.5V
Cycle-by-cycle current limiting
Sense Fault Protection
Output SCP (Short circuit Protection)
Built-in Synchronized Slope Compensation
Leading-edge blanking on Sense input
Programmable PWM Frequency
High-Voltage CMOS Process with ESD
DIP-8 & SOP-8 Pb-Free Package
Compatible with SG6842J&LD7552&OB2269 & SG6841
& OB2268
Applications
Power Adaptor
Battery Charger Adapter
Open Frame Switching Power Supply
LCD Monitor
Pin Configurations
Name
GND
FB
Description
GND Pin
Voltage feedback pin. The PWM duty cycle is determined by FB and Sense.
This pin is pulled high to the rectified line input through a large resistor for start-up.
This pin is also used to detect line voltage to compensate for constant output
power limit for universal AC input.
By connecting a resistor to ground to set the switching freq.. Increasing the
resistor will reduce the switching freq..
An NTC resistor is connected from this pin to ground for over-temperature
protection.
Current sense pin, The sensed voltage is used for current-mode control and pulse-
by-pulse current limiting.
Power supply voltage pin.
Gate drive output to drive the external MOSFET.A soft driving waveform is
implemented to improve EMI.
1
2
3
4
GND
FB
VIN
RI
GATE
VDD
SENSE
RT
8
7
6
5
VIN
RI
RT
SENSE
VDD
GATE
DS-RS2042-01
May, 2007
www.Orister.com
Page No. : 2/2
Typical Application Circuit
From bridge rectifier
From auxiliary
winding
1
2
3
4
GND
FB
VIN
RI
GATE
VDD
SENSE
RT
8
7
6
Rs
5
NTC
Block Diagram
RI
VIN
0.9V
Current
Reference
VDD
Soft
Driver
GATE
RT
OTP
PWM
LATCH
Internal
BIAS
OSC
S
R
Blanking
Circuit
SENSE
Slope Compensation
VDD
UVLO
OVP
Burst Mode
Controller
Green Mode
Controller
56ms
Debounce
FB
5.2V
GND
DS-RS2042-01
May, 2007
www.Orister.com
Page No. : 3/3
Absolute Maximum Ratings
Symbol
V
DD
V
FB
V
Sense
P
D
Parameter
Supply voltage Pin Voltage
Input Voltage to FB Pin
Input Voltage to SENSE Pin
Power Dissipation
ESD Capability, HBM Model
ESD Capability, Machine Model
DIP-8(10sec)
Lead Temperature (Soldering)
SOP-8(10sec)
Storage Temperature Range
Range
40
-0.3 to 6V
-0.3 to 6V
1000
2000
200
260
230
-55 to + 150
Units
V
V
V
mW
V
V
o
o
T
L
T
STG
C
C
Electrical Characteristics
(Ta=27°C unless otherwise noted, V
DD
= 15V.)
Symbol
Parameter
Test Conditions
RS2042
Min
Typ
7.5
3.0
16.5
10.8
24.5
12.0
Max
30
5
17.0
11.2
25.0
13.0
1.42
6.00
0.76
115
13
354
0.76
67
27
2.05
1.54
5.0
0.32
8.00
240
80
86
70
1.05
26
216
6
0.9
200
460
0.9
70
29
2.15
1.60
Unit
Supply Voltage (V
DD
Pin)
I
ST
Startup Current
VDD=17
I
SS
Operating Current
V
FB
= V
SENSE
= 0V VDD=15
V
TH (ON)
Start Threshold Voltage
--
V
TH (OFF)
Min. Operating Voltage
--
VDD-OVP
VDD Over Voltage Protection (Latch off)
VDD Low-Threshold Voltage to Exit Green-OFF
VDD-th-g
Mode
Voltage Feedback (FB Pin)
I
FB
Short Circuit Current
V
FB
=0V
V
FB
Open Loop Voltage
V
FB
=Open
Current Sensing (SEN Pin)
V
TH
Threshold voltage for current limit
I
VIN
=0
T
PD
Delay to Output
Z
CS
Input Impedance
B
nk
Leading Edge Blanking Time
V
TH
Threshold voltage for current limit
I
VIN
=0
Oscillator (RI Pin)
F
OSC
F
OSC-green
V
N
V
G
Frequency in nominal mode
RI=26KΩ
Frequency in green mode
RI=26 KΩ
Beginning of frequency reducing at FB Voltage
VDD=15V
End of frequency reducing at FB voltage
VDD=15V
o
Frequency Temp. Stability
-30-85
C
GATE Drive Output (GATE Pin)
Output Low Level
V
DD
=12V, I
O
=50mA
Output High Level
V
DD
=12V, I
O
=50mA
Rising Time
VDD=15V,C
L
=1nF
Falling Time
VDD=13V,C
L
=1nF
Maximum Duty Cycle
Over-Temperature Protection Section
Output current of pin RT
RI=26KΩ
Threshold voltage for over-temperature protection.
RI Section
RI Operating Range
Max RI value for Protection
16.0
10.4
23.0
11.0
μA
mA
V
V
V
V
mA
V
V
nsec
KΩ
nsec
V
KHz
KHz
V
V
G
%
V
V
ns
ns
260
63
25
1.95
1.50
V
OL
V
OH
T
R
T
F
DC
MAX
I
RT
V
OTP
RI
NOR
RI
MAX
RI
MIN
0.60
280
90
88
75
1.10
36
7.2
200
30
84
65
1.00
15.5
μA
V
KΩ
KΩ
KΩ
DS-RS2042-01
May, 2007
www.Orister.com
Page No. : 4/4
OPERATION DESCRIPTION
Start-Up Current & Operating Current
The typical start-up current is only 8μA. This allows a high resistance, low-wattage start-up resistor to be used, to
minimize power loss. A 1.5MOhms, 0.25W, start-up resistor and a 10μF/40V VDD hold-up capacitor would be
sufficient for an AC/DC adapter with a universal input range.
The required operating current has been reduced to 3.4mA. This results in higher efficiency and reduces the VDD
hold-up capacitance requirement.
Green-Power Mode Operation
The proprietary green-power mode function provides off-time modulation to continuously decrease the PWM
frequency under light-load conditions. To avoid acoustic-noise problem, the minimum PWM frequency set above
25KHz. This green-power mode function dramatically reduces power consumption under light-load and zero-load
conditions. Power supplies using a RS2042 controller can easily meet even the most restrictive international
regulations regarding standby power consumption.
Oscillator Operation
A resistor connected from the RI pin to GND pin generates a constant current source for the RS2042 controller.
This current is used to determine the center PWM frequency. Increasing the resistance will reduce PWM frequency.
Using a 26KΩ resistor R
I
results in a corresponding 67KHz PWM frequency. The relationship between R
I
and the
switching frequency is:
f
PWM
=
1742
(
KHz
)
R
I
(
K
Ω
)
RS2042 also integrates frequency jittering function internally. The frequency variation ranges from around 63KHz
to 70KHz for a center frequency 67kHz. The frequency jittering function helps reduce EMI emission of a power
supply with minimum line filters.
I
RT
=
Leading Edge Blanking
70
μ
A
* 26
R
I
(
K
Ω
)
Each time the power MOSFET is switched on, a turn-on spike will inevitably occur at the sense-resistor. To avoid
premature termination of the switching pulse, a leading-edge blanking time is built in. During this blanking period,
the current-limit comparator is disabled, and it cannot switch off the gate drive.
Under-Voltage Lockout (UVLO)
The turn-on/turn-off thresholds are fixed internally at 12.4V/16.5V. To enable a RS2042 controller during start-up,
the hold-up capacitor must first be charged to 16.5V through the start-up resistor.
The hold-up capacitor will continue to supply VDD before energy can be delivered from the auxiliary winding of the
main transformer. VDD must not drop below 12.4V during this start-up process. This UVLO hysteresis window
ensures that the hold-up capacitor can adequately supply VDD during start-up.
Gate Output / Soft Driving
The RS2042 output stage is a fast totem pole gate driver. Cross-conduction has been avoided to minimize heat
dissipation, increase efficiency, and enhance reliability. The output driver is clamped by an internal 18V Zener
diode in order to protect the power MOSFET transistors from any harmful over-voltage gate signals. A soft driving
waveform is implemented to minimize EMI.
DS-RS2042-01
May, 2007
www.Orister.com
Page No. : 5/5
Slope Compensation
The sensed voltage across the current sense resistor is used for peak-current-mode control and cycle-by-cycle
current limiting. The built-in slope compensation function improves power supply stability and prevents peak-
current-mode control from causing sub-harmonic oscillations. Within every switching cycle, the RS2042 controller
produces a positively sloped, synchronized ramp signal.
Constant Output Power Limit
When the SENSE voltage across the sense resistor R
S
reaches the threshold voltage, the output GATE drive will
be turned off following a small propagation delay T
PD
. This propagation delay will result in an additional current
proportional to T
PD
*V
IN
/L
P
. The propagation delay is nearly constant regardless of the input line voltage V
IN
. Higher
input line voltages will result in larger additional currents. Thus, under high input-line voltages the output power limit
will be higher than under low input-line voltages.
The output power limit variation can be significant over a wide range of AC input voltages. To compensate for this,
the threshold voltage is adjusted by the current I
IN
. Since the pin VIN is connected to the rectified input line voltage
through the start-up resistor, a higher line voltage will result in a higher current I
IN
through the pin VIN.
The threshold voltage decreases if the current I
IN
increases. A small threshold voltage will force the output GATE
drive to terminate earlier, thus reducing total PWM turn-on time, and making the output power equal to that of the
low line input. This proprietary internal compensation feature ensures a constant output power limit over a wide
range of AC input voltages (90VAC to 264VAC).
VDD Over-voltage Protection
VDD over-voltage protection has been built in to prevent damage due to over voltage conditions. When the voltage
VDD exceeds the internal threshold due to abnormal conditions, PWM output will be turned off. Over-voltage
conditions are usually caused by open feedback loops.
Limited Power Control
The FB voltage will increase every time the output of the power supply is shorted or over-loaded. If the FB voltage
remains higher than a built-in threshold for longer than T
LPS
, PWM output will then be turned off. As PWM output is
turned off, the supply voltage VDD will also begin decreasing.
When VDD goes below the turn-off threshold (eg, 12.4V) the controller will be totally shut down. VDD will be
charged up to the turn-on threshold voltage of 16.5V through the start-up resistor until PWM output is restarted.
This protection feature will continue to be activated as long as the over-loading condition persists. This will prevent
the power supply from overheating due to over loading conditions.
Thermal Protection
An external NTC thermistor can be connected from the RT pin to ground. A fixed current I
RT
is sourced from the RT
pin. Because the impedance of the NTC will decrease at high temperatures, when the voltage of the RT pin drops
below 1.065V, PWM output will be disabled. The RT pin output current is related to the PWM frequency
programming resistor R
I
Noise Immunity
Noise from the current sense or the control signal may cause significant pulse width jitter, particularly in continuous-
conduction mode. Slope compensation helps alleviate this problem. Good placement and layout practices should
be followed. The designer should avoiding long PCB traces and component leads. Compensation and filter
components should be located near the RS2042. Finally, increasing the power-MOS gate resistance is advised.
DS-RS2042-01
May, 2007
www.Orister.com