电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

7202LA25JG

产品描述FIFO, 1KX9, 25ns, Asynchronous, CMOS, PQCC32, GREEN, PLASTIC, LCC-32
产品类别存储    存储   
文件大小308KB,共14页
制造商IDT (Integrated Device Technology)
标准
下载文档 详细参数 全文预览

7202LA25JG概述

FIFO, 1KX9, 25ns, Asynchronous, CMOS, PQCC32, GREEN, PLASTIC, LCC-32

7202LA25JG规格参数

参数名称属性值
是否无铅不含铅
是否Rohs认证符合
零件包装代码QFJ
包装说明QCCJ, LDCC32,.5X.6
针数32
Reach Compliance Codecompliant
ECCN代码EAR99
最长访问时间25 ns
其他特性RETRANSMIT
最大时钟频率 (fCLK)28.5 MHz
周期时间35 ns
JESD-30 代码R-PQCC-J32
JESD-609代码e3
长度13.97 mm
内存密度9216 bit
内存集成电路类型OTHER FIFO
内存宽度9
湿度敏感等级1
功能数量1
端子数量32
字数1024 words
字数代码1000
工作模式ASYNCHRONOUS
最高工作温度70 °C
最低工作温度
组织1KX9
可输出NO
封装主体材料PLASTIC/EPOXY
封装代码QCCJ
封装等效代码LDCC32,.5X.6
封装形状RECTANGULAR
封装形式CHIP CARRIER
并行/串行PARALLEL
峰值回流温度(摄氏度)260
电源5 V
认证状态Not Qualified
座面最大高度3.55 mm
最大待机电流0.005 A
最大压摆率0.08 mA
最大供电电压 (Vsup)5.5 V
最小供电电压 (Vsup)4.5 V
标称供电电压 (Vsup)5 V
表面贴装YES
技术CMOS
温度等级COMMERCIAL
端子面层Matte Tin (Sn) - annealed
端子形式J BEND
端子节距1.27 mm
端子位置QUAD
处于峰值回流温度下的最长时间30
宽度11.43 mm
Base Number Matches1

文档预览

下载PDF文档
CMOS ASYNCHRONOUS FIFO
256 x 9, 512 x 9 and 1,024 x 9
FEATURES:
IDT7200L
IDT7201LA
IDT7202LA
First-In/First-Out dual-port memory
256 x 9 organization (IDT7200)
512 x 9 organization (IDT7201)
1,024 x 9 organization (IDT7202)
Low power consumption
— Active: 440mW (max.)
—Power-down: 28mW (max.)
Ultra high speed—12ns access time
Asynchronous and simultaneous read and write
Fully expandable by both word depth and/or bit width
720x family is pin and functionally compatible from 256 x 9 to 64k x 9
Status Flags: Empty, Half-Full, Full
Auto-retransmit capability
High-performance CEMOS™ technology
Military product compliant to MIL-STD-883, Class B
Standard Military Drawing #5962-87531, 5962-89666, 5962-89863
and 5962-89536 are listed on this function
Dual versions available in the TSSOP package. For more informa-
tion, see IDT7280/7281/7282 data sheet
IDT7280 = 2 x IDT7200
IDT7281 = 2 x IDT7201
IDT7282 = 2 x IDT7202
Industrial temperature range (–40
o
C to +85
o
C) is available
(plastic packages only)
Green parts available, see ordering information
DESCRIPTION:
The IDT7200/7201/7202 are dual-port memories that load and empty data
on a first-in/first-out basis. The devices use Full and Empty flags to prevent data
overflow and underflow and expansion logic to allow for unlimited expansion
capability in both word size and depth.
The reads and writes are internally sequential through the use of ring
pointers, with no address information required to load and unload data. Data
is toggled in and out of the devices through the use of the Write (W) and Read
(R) pins.
The devices utilize a 9-bit wide data array to allow for control and parity bits
at the user’s option. This feature is especially useful in data communications
applications where it is necessary to use a parity bit for transmission/reception
error checking. It also features a Retransmit (RT) capability that allows for reset
of the read pointer to its initial position when
RT
is pulsed LOW to allow for
retransmission from the beginning of data. A Half-Full Flag is available in the
single device mode and width expansion modes.
These FIFOs are fabricated using high-speed CMOS technology. They
are designed for those applications requiring asynchronous and simultaneous
read/writes in multiprocessing and rate buffer applications. Military grade
product is manufactured in compliance with MIL-STD-883, Class B.
FUNCTIONAL BLOCK DIAGRAM
DATA INPUTS
(D
0
-D
8
)
W
WRITE
CONTROL
WRITE
POINTER
RAM
ARRAY
256 x 9
512 x 9
1,024 x 9
READ
POINTER
R
READ
CONTROL
THREE-
STATE
BUFFERS
DATA OUTPUTS
(Q
0
-Q
8
)
RS
RESET
LOGIC
FL/RT
FLAG
LOGIC
EXPANSION
LOGIC
EF
FF
XI
XO/HF
2679 drw 01
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.
COMMERCIAL, INDUSTRIAL AND MILITARY TEMPERATURE RANGES
1
©2012
Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
JUNE 2012
DSC-2679/13
【MP430共享】农业大棚灌溉测控仪的设计
针对目前农业大棚管道灌溉网的终端检测问题, 基于霍尔器件和 MS P 4 3 0处理器设计了自动检测和报警控制装置, 它能够很好地解决因下游 未关彻底而造成的泄漏问题, 同时能够完成用水量的计量 ......
鑫海宝贝 微控制器 MCU
请教变量问题
OEMAddressTable ;;;------------------------------------------------------------- ;;; Virt Addr Phys Addr MB ;;;-------------------------------------------------- ......
fdhcat 嵌入式系统
Contiki(4) 为stm32 工具链走起
没别的,这说的是 gcc+gdb那一套GNU工具链。之所以到现在还在纠结这个事情,是因为确实使用商业软件很多限制。Windows下还好,IAR MDK多得是。可是到了Linux就惨了。 就有时候吧,在Win ......
辛昕 无线连接
高速数字设计和信号完整性--传输线理论
高速数字设计和信号完整性--传输线理论...
呱呱 FPGA/CPLD
网络变压器内部结构
下面四种结构有什么不同?对于应用者来说是不是不用关心内部结构,按照正确的TX+ TX- RX+ RX-接就可以用,是吗? 194946194947 ...
xujiangyu0619 PCB设计
Test pin下拉电阻的选择
请问诸位大侠,MSP430F1121 TEST PIN接30K以下的下拉电阻可以吗?如果要接的话多大为好?...
bblfeng 微控制器 MCU

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2718  1833  2417  2766  1007  41  5  2  36  58 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved