Supports control, interrupt, bulk, and isochronous
transfers for all 16 endpoints.
Programmable endpoint types, FIFO sizes, and
internal 1120-byte logical (2240-byte physical for
dual-packet mode) shared FIFO storage allow a
wide variety of configurations.
Dual-packet mode of FIFOs reduces latency.
Supports USB remote wake-up feature.
On-chip crystal oscillator allows external 12 MHz
crystal or 3 V/5 V clock source.
On-chip analog PLL creates 48 MHz clock from
internal 12 MHz clock.
Integrated USB transceivers.
5 V tolerant I/O buffers allow operation in 3 V or
5 V system environments for 0 °C to 70 °C temper-
ature range.
5 V tolerant I/O buffers allow operation in 3 V only
system environments for –20 °C to +85 °C temper-
ature range.
Implemented in Agere Systems Inc. 0.25
µm,
3 V
standard-cell library.
48-ball TFSBGAC. (Lead-free package also avail-
able. See Ordering Information on page 51.)
Evaluation kit available.
New, centralized FIFO status bits and interrupt out-
put pin reduce firmware load.
New, additional nonisochronous transmit mode
allows NAK response to cause interrupt.
Isochronous behavior enhancements simplify firm-
ware control.
Additional FIFO sizes for nonisochronous end-
points.
USB reset can be programmed to clear device
address.
USB reset output status pin.
Firmware ability to wake up and reset a suspended
device.
Lower power.
5 V supply no longer required for 5 V tolerant oper-
ation.
■
■
■
■
■
■
■
■
■
■
■
■
■
■
■
■
■
Applications
■
Suitable for peripherals with embedded micropro-
cessors.
Glueless interface to microprocessor buses.
Support of multifunction USB implementations,
such as printer/scanner and integrated multimedia
applications.
Suitable for a broad range of device class peripher-
als in the USB standard.
■
■
■
■
■
■
■
■
Note:
Advisories are issued as needed to update
product information. When using this data
sheet for design purposes, please contact
your Agere Systems Account Manager to
obtain the latest advisory on this product.
■
■
USS-820FD
USB 2.0 Full-Speed Device Controller
Data Sheet, Rev. 2
May 2006
Table of Contents
Contents
Page
Features ....................................................................................................................................................................1
New Features After Revision B .................................................................................................................................1
Serial Interface Engine........................................................................................................................................ 3
FIFO Control ....................................................................................................................................................... 4
Pin Information ......................................................................................................................................................... 7
Special Firmware Action for Shared Register Bits ............................................................................................13
Register Reads with Side Effects......................................................................................................................14
Firmware Responsibilities for USB SETUP Commands..........................................................................................41
Other Firmware Responsibilities..............................................................................................................................42
Suspend and Resume Behavior..............................................................................................................................42
USB Application Support Contact Information.........................................................................................................46
Absolute Maximum Ratings.....................................................................................................................................46
dc Characteristics .............................................................................................................................................47
Power Considerations .......................................................................................................................................48
USB Transceiver Driver Characteristics............................................................................................................48
EtherCAT(Ethernet for Control Automation Technology)是一种基于以太网的开发构架的实时工业现场总线通讯协议,EtherCAT是最快的工业以太网技术之一,同时它提供纳秒级精确同步。相对于设置了相同循环时间的其他总线系统,EtherCAT系统结构通常能减少25%-30%的CPU负载,EtherCAT的出现为系统的实时性能和拓扑的灵活性树立了新的标准。...[详细]
依托 Zena CSS 与 Arm 完整的合作伙伴生态,加速自动驾驶的落地进程。 闭上双眼,想象你正坐上车准备去上班。车内温度和座舱设置早已根据你的习惯调整到位。上车后,汽车通过学习已经了解你的驾乘习惯,主动询问你现在是否再次前往办公室。尽管你的车目前还无法在你居住的繁忙城区实现无监督导航,但你可以双手离开方向盘,让汽车在拥堵路段自主行驶,而你只需留意路况即可。 很快地,你的车就会提示你...[详细]