KS88C01016/C01008/C01004/C01116/C01108/C01104
PRODUCT OVERVIEW
1
OVERVIEW
PRODUCT OVERVIEW
Samsung's KS88 series of 8-bit single-chip CMOS microcontrollers offers a fast and efficient CPU, a wide range
of integrated peripherals, and various mask-programmable ROM sizes. Important CPU features include:
— Efficient register-oriented architecture
— Selectable CPU clock sources
— Idle and Stop power-down mode release by interrupt
— Built-in basic timer with watchdog function
A sophisticated interrupt structure recognizes up to eight interrupt levels. Each level can have one or more
interrupt sources and vectors. Fast interrupt processing (within a minimum six CPU clocks) can be assigned to
specific interrupt levels.
KS88C01016/C01008/C01004/C01116/C01108/C01104 MICROCONTROLLER
The KS88C01016/C01008/C01004/C01116/C01108/C01104 single-chip CMOS microcontroller is fabricated
using a highly advanced CMOS process and is based on Samsung's newest CPU architecture.
The KS88C01016/C01008/C01004/C01116/C01108/C01104 is the microcontroller which has mask-
programmable ROM.
The KS88P01016/P01008/P01004/P01116/P01108/P01104 is the microcontroller which has one-time-
programmable EPROM.
Using a proven modular design approach, Samsung engineers developed the
KS88C01016/C01008/C01004/C01116/C01108/C01104 by integrating the following peripheral modules with the
powerful SAM87 RC core:
— Three programmable I/O ports, including two 8-bit ports and one 3-bit port, for a total of 19 pins.
— Internal LVD circuit and eight bit-programmable pins for external interrupts.
— One 8-bit basic timer for oscillation stabilization and watchdog functions (system reset).
— One 8-bit timer/counter and one 16-bit timer/counter with selectable operating modes.
— One 8-bit counter with auto-reload function and one-shot or repeat control.
The KS88C01016/C01008/C01004/C01116/C01108/C01104 is a versatile general-purpose microcontroller
which is especially suitable for use as remote transmitter controller. It is currently available in a 24-pin SOP and
SDIP package
1-1
PRODUCT OVERVIEW
KS88C01016/C01008/C01004/C01116/C01108/C01104
FEATURES
CPU
•
Timers and Timer/Counters
•
SAM87RC CPU core
Memory
•
One programmable 8-bit basic timer (BT) for
oscillation stabilization control or watchdog timer
function
One 8-bit timer/counter (Timer 0) with two
operating modes; Interval mode and PWM mode.
One 16-bit timer/counter with one operating
modes; Interval mode
Program memory (ROM)
- KS88C01016/C01116: 15,872-byte
(0000H-3E00H)
- KS88C01008/C01108: 8-Kbyte
(0000H-1FFFH)
- KS88C01004/C01104: 4-Kbyte
(0000H-0FFFH)
•
•
Low Voltage Detect Circuit
•
•
Low voltage detect for reset or Back-up mode.
Low level detect voltage
–
KS88C01016/C01008/C01004
:
2.20V (Typ)
±
200 mV
–
KS88C01116/C01108/C01104:
1.90V (Typ)
±
200 mV
•
Data memory: 256-byte RAM
Instruction Set
•
•
78 instructions
IDLE and STOP instructions added for power-
down modes
Auto Reset Function
•
•
Reset occurs when stop mode is released by P0.
When a falling edge is detected at Port 0 during
Stop mode, system reset occurs.
Instruction Execution Time
•
500 ns at 8-MHz f
OSC
(minimum)
Interrupts
•
•
Operating Temperature Range
•
–40
°
C to + 85
°
C
13 interrupt sources with 10 vector.
5 level, 10 vector interrupt structure
Operating Voltage Range
•
•
I/O Ports
•
•
1.7 V to 3.6 V at 4 MHz f
OSC
2.0 V to 3.6 V at 8 MHz f
OSC
Two 8-bit I/O ports (P0-P1) and one 3-bit port
(P2) for a total of 19 bit-programmable pins
Eight input pins for external interrupts
Package Type
•
Carrier Frequency Generator
•
24-pin SOP/SDIP
One 8-bit counter with auto-reload function and
one-shot or repeat control (Counter A)
Back-up mode
•
When V
DD
is lower than V
LVD
, the chip enters
Back-up mode to block oscillation and reduce the
current consumption.
1-2
KS88C01016/C01008/C01004/C01116/C01108/C01104
PRODUCT OVERVIEW
BLOCK DIAGRAM
P0.0-P0.7/INT0-INT4
P1.0-P1.7
LVD
TEST
X
IN
X
OUT
Main
OSC
Port 0(INTR)
Port 1
Internal Bus
P2.0/T0PWM
Port I/O and Interrupt
Control
Port 2
P2.1/REM
P2.2
8-bit
Basic
Timer
8-bit
Timer/
Counter
SAM87RI CPU
Carrier
Generator
(Counter A)
15-Kbyte ROM
256-Byte
Register File
16-bit
Timer/
Counter
Figure 1-1. Block Diagram
1-3
PRODUCT OVERVIEW
KS88C01016/C01008/C01004/C01116/C01108/C01104
PIN ASSIGNMENTS
V
SS
X
IN
X
OUT
TEST
P0.0/INT0/INTR
P0.1/INT1/INTR
RESET
/P0.2/INT2/INTR
P0.3/INT3/INTR
P0.4/INT4/INTR
P0.5/INT4/INTR
P0.6/INT4/INTR
P0.7/INT4/INTR
24
1
23
2
22
3
4
KS88C01016/C01008
21
20
5
/C01004/C01116
19
6
/C01108/C01104
18
7
17
8
24-SOP/SDIP
16
9
(TOP VIEW)
15
10
14
11
13
12
V
DD
P2.2
P2.1/REM/
SCLK
P2.0/T0PWN/T0CK/
SDAT
P1.7
P1.6
P1.5
P1.4
P1.3
P1.2
P1.1
P1.0
Figure 1-2. Pin Assignment Diagram (24-Pin SOP/SDIP Package)
1-4
KS88C01016/C01008/C01004/C01116/C01108/C01104
PRODUCT OVERVIEW
PIN DESCRIPTIONS
Table 1-1. Pin Descriptions
Pin
Names
P0.0-P0.7
Pin
Type
I/O
Pin
Description
I/O port with bit-programmable pins.
Configurable to input or push-pull output
mode. Pull-up resistors are assignable by
software. Pins can be assigned individually
as external interrupt inputs with noise
filters, interrupt enable/ disable, and
interrupt pending control. Interrupt with
Reset(INTR) is assigned to Port 0.
I/O port with bit-programmable pins.
Configurable to input mode or output
mode. Pin circuits are either push-pull or n-
channel open-drain type. Pull-up resistors
are assignable by software.
3-bit I/O port with bit-programmable pins.
Configurable to input mode, push-pull
output mode, or n-channel open-drain
output mode. Input mode with pull-up
resistors are assignable by software. The
two pins of port2 have high current drive
capability.
System clock input and output pins
Test signal input pin (for factory use only;
must be connected to V
SS
).
Power supply input pin
Ground pin
Circuit
Type
1
24- Pin
Number
5-12
Shared
Functions
INT0 – INT4/INTR
P1.0-P1.7
I/O
2
13-20
P2.0
P2.1
P2.2
I/O
3
4
5
21-23
REM/T0CK
X
IN
, X
OUT
TEST
V
DD
V
SS
–
I
–
–
2,3
4
–
–
–
–
–
–
24
1
–
–
1-5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
