电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

CAT5112UI-10TE13

产品描述10K DIGITAL POTENTIOMETER, INCREMENT/DECREMENT CONTROL INTERFACE, 32 POSITIONS, PDSO8, TSSOP-8
产品类别模拟混合信号IC    转换器   
文件大小165KB,共10页
制造商ON Semiconductor(安森美)
官网地址http://www.onsemi.cn
下载文档 详细参数 全文预览

CAT5112UI-10TE13概述

10K DIGITAL POTENTIOMETER, INCREMENT/DECREMENT CONTROL INTERFACE, 32 POSITIONS, PDSO8, TSSOP-8

CAT5112UI-10TE13规格参数

参数名称属性值
是否无铅含铅
是否Rohs认证不符合
零件包装代码SOIC
包装说明TSSOP,
针数8
Reach Compliance Codecompliant
ECCN代码EAR99
其他特性NONVOLATILE MEMORY
控制接口INCREMENT/DECREMENT
转换器类型DIGITAL POTENTIOMETER
JESD-30 代码R-PDSO-G8
JESD-609代码e0
长度4.4 mm
湿度敏感等级1
功能数量1
位置数32
端子数量8
最高工作温度85 °C
最低工作温度-40 °C
封装主体材料PLASTIC/EPOXY
封装代码TSSOP
封装形状RECTANGULAR
封装形式SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度)240
认证状态Not Qualified
电阻定律LINEAR
最大电阻容差20%
最大电阻器端电压3 V
最小电阻器端电压
座面最大高度1.1 mm
标称供电电压3 V
表面贴装YES
技术CMOS
标称温度系数300 ppm/°C
温度等级INDUSTRIAL
端子面层TIN LEAD
端子形式GULL WING
端子节距0.65 mm
端子位置DUAL
处于峰值回流温度下的最长时间30
标称总电阻10000 Ω
宽度3 mm
Base Number Matches1

文档预览

下载PDF文档
CAT5112
32‐tap Digital
Potentiometer (POT)
with Buffered Wiper
Description
The CAT5112 is a single digital POT designed as an electronic
replacement for mechanical potentiometers. Ideal for automated
adjustments on high volume production lines, they are also well suited
for applications where equipment requiring periodic adjustment is
either difficult to access or located in a hazardous or remote
environment.
The CAT5112 contains a 32-tap series resistor array connected
between two terminals R
H
and R
L
. An up/down counter and decoder
that are controlled by three input pins, determines which tap is
connected to the wiper, R
WB
. The CAT5112 wiper is buffered by an op
amp that operates rail to rail. The wiper setting, stored in non-volatile
memory, is not lost when the device is powered down and is
automatically recalled when power is returned. The wiper can be
adjusted to test new system values without effecting the stored setting.
Wiper-control of the CAT5112 is accomplished with three input
control pins, CS, U/D, and INC. The INC input increments the wiper
in the direction which is determined by the logic state of the U/D input.
The CS input is used to select the device and also store the wiper
position prior to power down.
The digital POT can be used as a buffered voltage divider. For
applications where the potentiometer is used as a 2-terminal variable
resistor, please refer to the CAT5114. The buffered wiper of the
CAT5112 is not compatible with that application.
Features
http://onsemi.com
SOIC−8
V SUFFIX
CASE 751BD
MSOP−8
Z SUFFIX
CASE 846AD
PDIP−8
L SUFFIX
CASE 646AA
TSSOP−8
Y SUFFIX
CASE 948AL
PIN CONFIGURATIONS
INC
U/D
R
H
GND
1
V
CC
CS
R
L
R
WB
PDIP (L), SOIC (V), MSOP (Z)
CS
V
CC
INC
U/D
1
R
L
R
WB
GND
R
H
TSSOP (Y)
(Top Views)
32-position Linear Taper Potentiometer
Non-volatile EEPROM Wiper Storage; Buffered Wiper
Low Power CMOS Technology
Single Supply Operation: 2.5 V
6.0 V
Increment Up/Down Serial Interface
Resistance Values: 10 kW, 50 kW and 100 kW
Available in PDIP, SOIC, TSSOP and MSOP Packages
These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS
Compliant
Automated Product Calibration
Remote Control Adjustments
Offset, Gain and Zero Control
Tamper-proof Calibrations
Contrast, Brightness and Volume Controls
Motor Controls and Feedback Systems
Programmable Analog Functions
PIN FUNCTION
Pin Name
INC
U/D
R
H
GND
R
WB
R
L
CS
V
CC
Function
Increment Control
Up/Down Control
Potentiometer High Terminal
Ground
Buffered Wiper Terminal
Potentiometer Low Terminal
Chip Select
Supply Voltage
Applications
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 10 of this data sheet.
Semiconductor Components Industries, LLC, 2013
June, 2013
Rev. 16
1
Publication Order Number:
CAT5112/D
智能车竞赛专题培训
本帖最后由 paulhyde 于 2014-9-15 03:44 编辑 智能车竞赛专题培训 本帖最后由 open82977352 于 2010-1-30 11:59 编辑 ] ...
ahshan 电子竞赛
高手帮看下这样配置pwm Timer对吗?
我的cpu是三星的2442,我想配置一下pwm timer,输出一个pwm脉冲,可是用示波器在cpu的输出管脚老是不能检测到脉冲,高手帮忙看看是哪里配置错了。我采用的是autoload的方式,需要在中断响应函数 ......
z997 嵌入式系统
Altera FPGA_CPLD设计 基础篇
3414534146...
zhangkai0215 FPGA/CPLD
ccs3.3编译问题
我在exvarialbe.h中定义了一个联合体: union uint16 { struct { unsigned b15: 1; ... ... unsigned b0: 1; }onebit; unsigned int allbit; }FunEnable; 在Timer.h 中声明这 ......
wonderglass DSP 与 ARM 处理器
全国大学生电子设计竞赛模板
本帖最后由 paulhyde 于 2014-9-15 09:26 编辑 希望对即将参加国赛的童鞋有所帮助! 本帖最后由 帅帅的友哥哥 于 2011-8-28 16:50 编辑 ] ...
帅帅的友哥哥 电子竞赛
印刷机的控制(z)
间歇式轮转机控制系统组成:主机控制系统主要完成印刷套位,张力控制及二次印刷。 辅助由张力送料,表面处理,纠偏控制,断料破料接头检测,机座左右位置控制,版筒左右上下相位自动微调整,数 ......
wdxyx 工业自动化与控制

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1173  332  1444  1034  1870  3  27  32  40  18 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved