电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

TS68EN360MAB/C33L

产品描述RISC Microprocessor, CMOS, CQFP240, CAVITY DOWN, CERQUAD-240
产品类别嵌入式处理器和控制器    微控制器和处理器   
文件大小1MB,共82页
制造商e2v technologies
下载文档 详细参数 全文预览

TS68EN360MAB/C33L概述

RISC Microprocessor, CMOS, CQFP240, CAVITY DOWN, CERQUAD-240

TS68EN360MAB/C33L规格参数

参数名称属性值
零件包装代码QFP
包装说明CAVITY DOWN, CERQUAD-240
针数240
Reach Compliance Codecompliant
ECCN代码3A001.A.2.C
JESD-30 代码S-GQFP-G240
长度31.305 mm
端子数量240
最高工作温度125 °C
最低工作温度-55 °C
封装主体材料CERAMIC, GLASS-SEALED
封装代码FQFP
封装形状SQUARE
封装形式FLATPACK, FINE PITCH
认证状态Not Qualified
筛选级别MIL-STD-883 Class B
座面最大高度4.15 mm
最大供电电压5.25 V
最小供电电压4.75 V
标称供电电压5 V
表面贴装YES
技术CMOS
温度等级MILITARY
端子形式GULL WING
端子节距0.5 mm
端子位置QUAD
宽度31.305 mm
uPs/uCs/外围集成电路类型MICROPROCESSOR, RISC
Base Number Matches1

文档预览

下载PDF文档
Features
CPU32+ Processor (4.5 MIPS at 25 MHz)
– 32-bit Version of the CPU32 Core (Fully Compatible with the CPU32)
– Background Debug Mode
– Byte-misaligned Addressing
Up to 32-bit Data Bus (Dynamic Bus Sizing for 8 and 16 Bits)
Up to 32 Address Lines (At Least 28 Always Available)
Complete Static Design (0 - 25 MHz Operation)
Slave Mode to Disable CPU32+ (Allows Use with External Processors)
– Multiple QUICCs Can Share One System Bus (One Master)
– TS68040 Companion Mode Allows QUICC to be a TS68040 Companion Chip and
Intelligent Peripheral (22 MIPS at 25 MHz)
– Peripheral Device of TSPC603e (see DC415/D note)
Four General-purpose Timers
– Superset of MC68302 Timers
– Four 16-bit Timers or Two 32-bit Timers
– Gate Mode Can Enable/Disable Counting
Two Independent DMAs (IDMAs)
System Integration Module (SIM60)
Communications Processor Module (CPM)
Four Baud Rate Generators
Four SCCs (Ethernet/IEEE 802.3 Optional on SCC1-Full 10 Mbps Support)
Two SMC
V
CC
= +5V ± 5%
f
max
= 25 MHz and 33 MHz
Military Temperature Range: -55°C < T
C
< +125°C
P
D
= 1.4 W at 25 MHz; 5.25V
2 W at 33 MHz; 5.25V
32-bit Quad
Integrated
Communication
Controller
TS68EN360
Description
The TS68EN360 QUad Integrated Communication Controller (QUICC
) is a versatile
one-chip integrated microprocessor and peripheral combination that can be used in a
variety of controller applications. It particularly excels in communications activities.
The QUICC (pronounced “quick”) can be described as a next-generation TS68302
with higher performance in all areas of device operation, increased flexibility, major
extensions in capability, and higher integration. The term “quad” comes from the fact
that there are four serial communications controllers (SCCs) on the device; however,
there are actually seven serial channels: four SCCs, two serial management control-
lers (SMCs), and one serial peripheral interface (SPI).
Screening/Quality
This product is manufactured in full compliance with:
MIL-STD-883 (class B)
QML (class Q)
or according to Atmel standards
Rev. 2113A–HIREL–03/02
1
正弦信号发生器
本帖最后由 paulhyde 于 2014-9-15 09:42 编辑 如题 ...
ivonne1214 电子竞赛
MSP430F249 DA的用法
有没有249DA的历程代码啊? 想用内部DA生成正弦信号,信号数据已储存在ROM中,但是DA模块不会使用,也找不到相关资料,求大神指点迷津...
qq6853988 微控制器 MCU
【SINA31评测】No.2.验明肉身
本帖最后由 ljj3166 于 2016-8-6 23:20 编辑 简单把核心板和底板的原理图扫了一遍芯灵思的PDF也比较有意思白底,粉色的NET,粉色的,粉…色…的…看久了,眼睛干涩不过值得点赞的是,每个NET ......
ljj3166 嵌入式系统
Altera-modesim 仿真出错
最近做时序仿真时,一直出现 Warning: (vsim-SDF-3445) Failed to parse SDF file "edge_dect_v.sdo". 错误。之前的时候没出现过, 加载SDF 时,勾了下面两个选项,工程建立在 simulation 下面 ......
火箭_1991 FPGA/CPLD
不同DRAM可否混搭?
电脑DIY用户常会遇到一种情况:想换新的DRAM模块,但可能还有另外一块DRAM,担心两块互不兼容。那么,不同世代、不同速度、延时、电压或制造商的DRAM能否混合搭配起来使用呢?全球最大的内存制 ......
eric_wang DIY/开源硬件专区
共勉:写给那些正在奔三的80后
有人问小街,你多大了,怎么有人叫你叔叔?我无语,与90后的比起来,我们真的老了。现在转载一篇文章,希望与80后的你共勉。   我还在想象着我的18岁,可我却马上30岁了!真的吗?不愿意去想 ......
mikyrxfj 聊聊、笑笑、闹闹

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1480  1696  710  596  2630  57  6  56  32  44 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved