SN54AC11, SN74AC11
TRIPLE 3 INPUT POSITIVE AND GATES
SCAS532D − AUGUST 1995 − REVISED OCTOBER 2003
D
2-V to 6-V V
CC
Operation
D
Inputs Accept Voltages to 6 V
SN54AC11 . . . J OR W PACKAGE
SN74AC11 . . . D, DB, N, NS, OR PW PACKAGE
(TOP VIEW)
D
Max t
pd
of 7.5 ns at 5 V
SN54AC11 . . . FK PACKAGE
(TOP VIEW)
1A
1B
2A
2B
2C
2Y
GND
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
CC
1C
1Y
3A
3B
3C
3Y
2A
NC
2B
NC
2C
4
5
6
7
8
3 2 1 20 19
18
17
16
15
14
9 10 11 12 13
1B
1A
NC
VCC
1C
1Y
NC
3A
NC
3B
NC − No internal connection
ORDERABLE
PART NUMBER
SN74AC11N
SN74AC11D
SN74AC11DR
SN74AC11NSR
SN74AC11DBR
SN74AC11PW
SN74AC11PWR
SNJ54AC11J
SNJ54AC11W
SNJ54AC11FK
AC11
SNJ54AC11J
SNJ54AC11W
SNJ54AC11FK
AC11
AC11
AC11
Tube
Tube
Tape and reel
Tape and reel
Tape and reel
Tube
Tape and reel
Tube
Tube
Tube
SN74AC11N
FUNCTION TABLE
(each gate)
INPUTS
B
H
X
L
X
C
H
X
X
L
OUTPUT
Y
H
L
L
L
On products compliant to MIL PRF 38535, all parameters are tested
unless otherwise noted. On all other products, production
processing does not necessarily include testing of all parameters.
description/ordering information
The ’AC11 devices contain three independent 3-input AND gates. These devices perform the Boolean function
Y = A
•
B
•
C or Y = A + B + C in positive logic.
ORDERING INFORMATION
TA
PDIP − N
SOIC − D
−40 C 85°C
−40°C to 85 C
SOP − NS
SSOP − DB
TSSOP − PW
CDIP − J
−55 C 125°C
−55°C to 125 C
CFP − W
LCCC − FK
PACKAGE†
TOP-SIDE
MARKING
† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are
available at www.ti.com/sc/package.
A
H
L
X
X
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Copyright
2003, Texas Instruments Incorporated
POST OFFICE BOX 655303
•
DALLAS, TEXAS 75265
2Y
GND
NC
3Y
3C
1
SN54AC11, SN74AC11
TRIPLE 3 INPUT POSITIVE AND GATES
SCAS532D − AUGUST 1995 − REVISED OCTOBER 2003
logic diagram, each gate (positive logic)
1A
1B
1C
2A
2B
2C
3A
3B
3C
1
2
13
3
4
5
11
10
9
12
1Y
6
2Y
8
3Y
Pin numbers shown are for the D, DB, J, N, NS, PW, and W packages.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
†
Supply voltage range, V
CC
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 7 V
Input voltage range, V
I
(see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to V
CC
+ 0.5 V
Output voltage range, V
O
(see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to V
CC
+ 0.5 V
Input clamp current, I
IK
(V
I
< 0 or V
I
> V
CC
) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
±20
mA
Output clamp current, I
OK
(V
O
< 0 or V
O
> V
CC
) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
±20
mA
Continuous output current, I
O
(V
O
= 0 to V
CC
) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
±50
mA
Continuous current through V
CC
or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
±200
mA
Package thermal impedance,
θ
JA
(see Note 2): D package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86°C/W
DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96°C/W
N package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80°C/W
NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76°C/W
PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113°C/W
Storage temperature range, T
stg
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −65°C to 150°C
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51-7.
2
POST OFFICE BOX 655303
•
DALLAS, TEXAS 75265
SN54AC11, SN74AC11
TRIPLE 3 INPUT POSITIVE AND GATES
SCAS532D − AUGUST 1995 − REVISED OCTOBER 2003
recommended operating conditions (see Note 3)
SN54AC11
MIN
VCC
VIH
Supply voltage
VCC = 3 V
VCC = 4.5 V
VCC = 5.5 V
VCC = 3 V
VIL
VI
VO
IOH
Low-level input voltage
Input voltage
Output voltage
VCC = 3 V
VCC = 4.5 V
VCC = 5.5 V
VCC = 3 V
IOL
∆t
/∆v
Low-level output current
Input transition rise or fall rate
VCC = 4.5 V
VCC = 5.5 V
VCC = 4.5 V
VCC = 5.5 V
0
0
2
2.1
3.15
3.85
0.9
1.35
1.65
VCC
VCC
−12
−24
−24
12
24
24
8
0
0
MAX
6
SN74AC11
MIN
2
2.1
3.15
3.85
0.9
1.35
1.65
VCC
VCC
−12
−24
−24
12
24
24
8
ns / V
mA
mA
V
V
V
V
MAX
6
UNIT
V
High-level input voltage
High-level output current
TA
Operating free-air temperature
−55
125
−40
85
°C
NOTE 3: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs,
literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
TEST CONDITIONS
VCC
3V
IOH = −50
µA
IOH = −12 mA
IOH = −24 mA
IOH = −50 mA†
IOH = −75 mA†
IOL = 50
µA
IOL = 12 mA
IOL = 24 mA
IOL = 50 mA†
IOL = 75 mA†
II
ICC
Ci
VI = VCC or GND
VI = VCC or GND,
VI = VCC or GND
IO = 0
4.5 V
5.5 V
3V
4.5 V
5.5 V
5.5 V
5.5 V
3V
4.5 V
5.5 V
3V
4.5 V
5.5 V
5.5 V
5.5 V
5.5 V
5.5 V
5V
2.6
±0.1
2
±1
40
VOL
0.002
0.001
0.001
0.1
0.1
0.1
0.36
0.36
0.36
0.1
0.1
0.1
0.5
0.5
0.5
1.65
1.65
±1
20
µA
µA
pF
VOH
TA = 25°C
MIN
TYP
MAX
2.9
4.4
5.4
2.56
3.86
4.86
2.99
4.49
5.49
SN54AC11
MIN
2.9
4.4
5.4
2.4
3.7
4.7
3.85
3.85
0.1
0.1
0.1
0.44
0.44
0.44
V
MAX
SN74AC11
MIN
2.9
4.4
5.4
2.46
3.76
4.76
V
MAX
UNIT
† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.
POST OFFICE BOX 655303
•
DALLAS, TEXAS 75265
3
SN54AC11, SN74AC11
TRIPLE 3 INPUT POSITIVE AND GATES
SCAS532D − AUGUST 1995 − REVISED OCTOBER 2003
switching characteristics over recommended operating free-air temperature range,
V
CC
= 3.3 V
"
0.3 V (unless otherwise noted) (see Figure 1)
PARAMETER
tPLH
tPHL
FROM
(INPUT)
A, B, or C
TO
(OUTPUT)
Y
TA = 25°C
MIN
TYP
MAX
1.5
1.5
5.5
5.5
9.5
8.5
SN54AC11
MIN
1
1
MAX
11
10.5
SN74AC11
MIN
1
1
MAX
10
9.5
ns
UNIT
switching characteristics over recommended operating free-air temperature range,
V
CC
= 5 V
"
0.5 V (unless otherwise noted) (see Figure 1)
PARAMETER
tPLH
tPHL
FROM
(INPUT)
A, B, or C
TO
(OUTPUT)
Y
TA = 25°C
MIN
TYP
MAX
1.5
1.5
4
4
8
7
SN54AC11
MIN
1
1
MAX
8.5
8
SN74AC11
MIN
1
1
MAX
8.5
7.5
ns
UNIT
operating characteristics, V
CC
= 5 V, T
A
= 25°C
PARAMETER
Cpd
Power dissipation capacitance
TEST CONDITIONS
CL = 50 pF,
f = 1 MHz
TYP
20
UNIT
pF
PARAMETER MEASUREMENT INFORMATION
TEST
tPLH/tPHL
S1
Open
2
×
VCC
From Output
Under Test
CL = 50 pF
(see Note A)
500
Ω
S1
Open
In-Phase
Output
tPHL
Out-of-Phase
Output
LOAD CIRCUIT
50% VCC
Input
(see Note B)
tPLH
50% VCC
VCC
50% VCC
50 % VCC
0V
tPHL
VOH
50% VCC
VOL
tPLH
VOH
50% VCC
VOL
500
Ω
VOLTAGE WAVEFORMS
NOTES: A. CL includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: PRR
≤
1 MHz, ZO = 50
Ω,
tr
v
2.5 ns, tf
v
2.5 ns.
C. The outputs are measured one at a time with one input transition per measurement.
Figure 1. Load Circuit and Voltage Waveforms
4
POST OFFICE BOX 655303
•
DALLAS, TEXAS 75265
PACKAGE OPTION ADDENDUM
www.ti.com
31-Oct-2013
PACKAGING INFORMATION
Orderable Device
5962-87611012A
Status
(1)
Package Type Package Pins Package
Drawing
Qty
LCCC
FK
20
1
Eco Plan
(2)
Lead/Ball Finish
(6)
MSL Peak Temp
(3)
Op Temp (°C)
-55 to 125
Device Marking
(4/5)
Samples
ACTIVE
TBD
POST-PLATE
N / A for Pkg Type
5962-
87611012A
SNJ54AC
11FK
5962-8761101CA
SNJ54AC11J
5962-8761101DA
SNJ54AC11W
AC11
5962-8761101CA
5962-8761101DA
SN74AC11D
SN74AC11DBLE
SN74AC11DBR
SN74AC11DBRE4
SN74AC11DBRG4
SN74AC11DE4
SN74AC11DG4
SN74AC11DR
SN74AC11DRE4
SN74AC11DRG4
SN74AC11N
SN74AC11NE4
SN74AC11PW
ACTIVE
ACTIVE
ACTIVE
OBSOLETE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
CDIP
CFP
SOIC
SSOP
SSOP
SSOP
SSOP
SOIC
SOIC
SOIC
SOIC
SOIC
PDIP
PDIP
TSSOP
J
W
D
DB
DB
DB
DB
D
D
D
D
D
N
N
PW
14
14
14
14
14
14
14
14
14
14
14
14
14
14
14
1
1
50
TBD
TBD
Green (RoHS
& no Sb/Br)
TBD
Green (RoHS
& no Sb/Br)
Green (RoHS
& no Sb/Br)
Green (RoHS
& no Sb/Br)
Green (RoHS
& no Sb/Br)
Green (RoHS
& no Sb/Br)
Green (RoHS
& no Sb/Br)
Green (RoHS
& no Sb/Br)
Green (RoHS
& no Sb/Br)
Pb-Free
(RoHS)
Pb-Free
(RoHS)
Green (RoHS
& no Sb/Br)
A42
A42
CU NIPDAU
Call TI
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
N / A for Pkg Type
N / A for Pkg Type
Level-1-260C-UNLIM
Call TI
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
N / A for Pkg Type
N / A for Pkg Type
Level-1-260C-UNLIM
-55 to 125
-55 to 125
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
2000
2000
2000
50
50
2500
2500
2500
25
25
90
AC11
AC11
AC11
AC11
AC11
AC11
AC11
AC11
SN74AC11N
SN74AC11N
AC11
Addendum-Page 1
ADI 工业技术
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
