S-8233A Series
www.sii-ic.com
© Seiko Instruments Inc., 1997-2013
BATTERY PROTECTION IC
FOR 3-SERIAL-CELL PACK
Rev.6.0
_01
The S-8233A Series is a series of lithium-ion rechargeable battery protection ICs incorporating high-accuracy
voltage detection circuits and delay circuits. It is suitable for a 3-serial-cell lithium-ion rechargeable battery
pack.
Features
(1) Internal high-accuracy voltage detection circuit
Overcharge detection voltage
4.10
±
0.05 V to 4.35
±
0.05 V
50 mV- step
Overcharge release voltage
3.85
±
0.10 V to 4.35
±
0.10 V
50 mV- step
(The overcharge release voltage can be selected within the range where a difference from
overcharge detection voltage is 0 V to 0.3 V)
Overdischarge detection voltage
2.00
±
0.08 V to 2.70
±
0.08 V
100 mV- step
Overdischarge release voltage
2.00
±
0.10 V to 3.70
±
0.10 V
100 mV - step
(The overdischarge release voltage can be selected within the range where a difference from
overdischarge detection voltage is 0 V to 1.0 V)
Overcurrent detection voltage 1
0.15
±
0.015 V to 0.50
±
0.05 V
50 mV-step
High-withstand voltage device (absolute maximum rating: 26 V)
Wide operating voltage range:
2 V to 24 V
The delay time for every detection can be set via an external capacitor.
Three overcurrent detection levels (protection for short-circuiting)
Internal charge/discharge prohibition circuit via the control pin
The function for charging batteries from 0 V is available.
Low current consumption
Operation
50
μA
max. (+25
°C)
Power-down
0.1
μA
max. (+25
°C)
Lead-free, Sn 100%, halogen-free
*1
Product Name Structure”
for details.
(2)
(3)
(4)
(5)
(6)
(7)
(8)
(9)
*1.
Refer to “
Applications
Lithium-ion rechargeable battery packs
Lithium polymer rechargeable battery packs
Package
16-Pin TSSOP
Seiko Instruments Inc.
1
BATTERY PROTECTION IC FOR 3-SERIAL-CELL PACK
S-8233A Series
Block Diagram
Rev.6.0
_01
VCC
Reference
voltage 1
Overcurrent 2,3
delay circuit
Overcurrent
detection
circuit
VMP
+
−
CD1
Battery 1
Overcharge
+
−
Battery 1
Overdischarge
Overcurrent1,
delay circuit
COVT
VC1
Battery 1
Overcharge
+
−
Battery 2
Overcharge
Overdischarge
delay circuit
CDT
Control
Logic
Overcharge
delay circuit
CD2
+
Battery 2
Overdischarge
Reference
voltage 2
−
CCT
VC2
Battery 2
Overcharge
+
−
Battery 3
Overcharge
DOP
CD3
+
Battery 3
Overdischarge
Reference
voltage 3
−
COP
VSS
Battery 3
Overcharge
Floating
detection circuit
CTL
Figure 1
Remark
The delay time for overcurrent detection 2 and 3 is fixed by an internal IC circuit. The delay time
cannot be changed via an external capacitor.
2
Seiko Instruments Inc.
Rev.6.0
_01
Product Name Structure
1. Product name
BATTERY PROTECTION IC FOR 3-SERIAL-CELL PACK
S-8233A Series
S-8233A
x
FT
−
TB
−
x
Environmental code
U : Lead-free (Sn 100%), halogen-free
G : Lead-free (for details, please contact our sales office)
IC direction in tape specifications
*1
Package name (abbreviation)
FT: 16-Pin TSSOP
Serial code
Assigned from A to Z in alphabetical order
*1.
Refer to the tape specifications.
2. Package
Package Name
16-Pin TSSOP
3. Product name list
Table 1
Overcharge Overcharge Overdischarge Overdischarge Overcurrent
0 V battery
release
detection
release
detection
detection
Conditioning
Product name / Item
charge
voltage
voltage
voltage
voltage1
voltage
function
function
V
CD
V
DD
V
DU
V
IOV1
V
Cu
Available
S-8233ACFT-TB-x
4.25 V
4.05 V
2.00 V
2.30 V
0.20 V
−
Unavailable
S-8233ADFT-TB-x
4.10 V
4.10 V
2.00 V
2.30 V
0.20 V
−
Available
S-8233AEFT-TB-x
4.25 V
4.10 V
2.30 V
2.70 V
0.15 V
−
S-8233AFFT-TB-x
4.35 V
4.05 V
2.40 V
2.70 V
0.50 V
Available
Available
S-8233AGFT-TB-x
4.25 V
4.05 V
2.40 V
2.70 V
0.40 V
Available
Available
Available
S-8233AIFT-TB-x
4.25 V
4.10 V
2.30 V
3.00 V
0.15 V
−
Available
S-8233AJFT-TB-x
4.35 V
4.05 V
2.40 V
2.70 V
0.30 V
−
Available
S-8233AKFT-TB-x
4.35 V
4.05 V
2.40 V
2.70 V
0.15 V
−
S-8233ALFT-TB-x
4.35 V
4.05 V
2.40 V
2.70 V
0.40 V
Available
Available
S-8233AMFT-TB-x
4.35 V
4.05 V
2.40 V
2.70 V
0.30 V
Available
Available
S-8233ANFT-TB-x
4.35 V
4.05 V
2.40 V
2.40 V
0.15 V
Available
Available
S-8233AOFT-TB-x
4.35 V
4.05 V
2.40 V
2.70 V
0.15 V
Available
Available
S-8233APFT-TB-x
4.25 V
4.05 V
2.70 V
3.00 V
0.30 V
Available
Available
S-8233ARFT-TB-x
4.35 V
4.05 V
2.00 V
2.70 V
0.30 V
Available
Available
S-8233ASFT-TB-x
4.25 V
4.05 V
2.40 V
2.70 V
0.50 V
Available
Available
Remark 1.
Please contact our sales office for the products with the detection voltage value other than those
specified above.
2.
x: G or U
3.
Please select products of environmental code = U for Sn 100%, halogen-free products.
Package
FT016-A-P-SD
Drawing Code
Tape
FT016-A-C-SD
Reel
FT016-A-R-SD
Seiko Instruments Inc.
3
BATTERY PROTECTION IC FOR 3-SERIAL-CELL PACK
S-8233A Series
Pin Configuration
Table 2
Rev.6.0
_01
16-Pin TSSOP
Top view
DOP
NC
COP
VMP
COVT
CDT
CCT
VSS
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
VCC
NC
CD1
VC1
CD2
VC2
CD3
CTL
Figure 2
Pin No. Symbol
Description
1
DOP
Connects FET gate for discharge control (CMOS output)
*1
2
NC
No connection
3
COP
Connects FET gate for charge control (Nch open-drain output)
4
VMP
Detects voltage between VCC to VMP(Overcurrent detection pin)
5
COVT
Connects capacitor for overcurrent detection1 delay circuit
6
CDT
Connects capacitor for overdischarge detection delay circuit
7
CCT
Connects capacitor for overcharge detection delay circuit
8
VSS
Negative power input, and connects negative voltage for battery 3
9
CTL
Charge/discharge control signal input
10
CD3
Battery 3 conditioning signal output
11
VC2
Connects battery 2 negative voltage and battery 3 positive voltage
12
CD2
Battery 2 conditioning signal output
13
VC1
Connects battery 1 negative voltage and battery 2 positive voltage
CD1
Battery 1 conditioning signal output
14
*1
15
NC
No connection
16
VCC
Positive power input and connects battery 1 positive voltage
*1.
The NC pin is electrically open. The NC pin can be connected to
VCC or VSS.
4
Seiko Instruments Inc.
Rev.6.0
_01
Absolute Maximum Ratings
BATTERY PROTECTION IC FOR 3-SERIAL-CELL PACK
S-8233A Series
Table 3
Item
Symbol
Input voltage between VCC and VSS V
DS
Input pin voltage
VMP Input pin voltage
CD1 output pin voltage
CD2 output pin voltage
CD3 output pin voltage
DOP output pin voltage
COP output pin voltage
Power dissipation
Operating ambient temperature
V
IN
V
VMP
V
CD1
V
CD2
V
CD3
V
DOP
V
COP
P
D
T
opr
Applied Pin
−
VC1, VC2, CTL,
CCT, CDT, COVT
VMP
CD1
CD2
CD3
DOP
COP
−
−
−
(Ta
=
25°C unless otherwise specified)
Absolute Maximum Ratings
Unit
V
SS
−0.3
~ V
SS
+26
V
V
SS
−0.3
~ V
CC
+0.3
V
SS
−0.3
~ V
SS
+26
V
C1
−0.3
~ V
CC
+0.3
V
C2
−0.3
~ V
CC
+0.3
V
SS
−0.3
~ V
CC
+0.3
V
SS
−0.3
~ V
CC
+0.3
V
SS
−0.3
~ V
SS
+26
300 (When not mounted on board)
1100
*1
V
V
V
V
V
V
V
mW
mW
°C
°C
−20
~ +70
−40
~ +125
T
stg
−
Storage temperature
*1.
When mounted on board
[Mounted board]
(1) Board size : 114.3 mm
×
76.2 mm
×
t1.6 mm
(2) Board name : JEDEC STANDARD51-7
Caution The absolute maximum ratings are rated values exceeding which the product could suffer
physical damage. These values must therefore not be exceeded under any conditions.
Power Dissipation (P
D
) [mW]
1400
1200
1000
800
600
400
200
0
0
50
100
150
Ambient Temperature (Ta) [°C]
Figure 3 Power Dissipation of Package (When Mounted on Board)
Seiko Instruments Inc.
5
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
