电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

HCPL-253L060

产品描述2 CHANNEL LOGIC OUTPUT OPTOCOUPLER, 1 Mbps, 0.300 INCH, DIP-8
产品类别光电子/LED    光电   
文件大小166KB,共11页
制造商HP(Keysight)
官网地址http://www.semiconductor.agilent.com/
下载文档 详细参数 全文预览

HCPL-253L060概述

2 CHANNEL LOGIC OUTPUT OPTOCOUPLER, 1 Mbps, 0.300 INCH, DIP-8

HCPL-253L060规格参数

参数名称属性值
包装说明0.300 INCH, DIP-8
Reach Compliance Codeunknown
其他特性UL RECOGNIZED, VDE APPROVED, OPEN COLLECTOR
配置SEPARATE, 2 CHANNELS
标称数据速率1 MBps
最大正向电流0.02 A
最大绝缘电压3750 V
元件数量2
最大通态电流0.008 A
最高工作温度85 °C
最低工作温度
光电设备类型LOGIC IC OUTPUT OPTOCOUPLER
最小供电电压2.7 V
Base Number Matches1

文档预览

下载PDF文档
AgilentHCPL-250L/050L/253L/053L
LVTTL/LVCMOS Compatible 3.3 V
Optocouplers (1 Mb/s)
Data Sheet
Features
• Low power consumption
• High speed: 1 Mb/s
• LVTTL/LVCMOS compatible
Description
These diode-transistor optocouplers
use an insulating layer between a
LED and an integrated
photodetector to provide electrical
insulation between input and
output. Separate connections for
the photodiode bias and output-
transistor collector increase the
speed up to a hundred times that of
a conventional phototransistor
coupler by reducing the base-
collector capacitance.
These optocouplers are available
in an 8-pin DIP and in an industry
standard SO-8 package. The
following is a cross reference
table listing the 8-pin DIP part
number and the electrically
equivalent SO-8 part number.
The SO-8 does not require
"through holes" in a PCB. This
package occupies approximately
one-third the footprint area of the
• Available in 8-pin DIP, SO-8
• Open collector output
• Guaranteed performance from
temperature: 0˚C to +70˚C
• Safety approval, UL, CSA, IEC/EN/DIN
EN 60747-5-2
Applications
• High voltage insulation
• Video signal isolation
• Power translator isolation in motor
drives
• Line receivers
Functional Diagram
HCPL–250L/HCPL–050L
NC 1
ANODE 2
CATHODE 3
NC 4
8 V
CC
7 V
B
6 V
O
5 GND
HCPL–253L/HCPL–053L
ANODE
1
1
CATHODE
1
2
CATHODE
2
3
ANODE
2
4
8 V
CC
7 V
O1
6 V
O2
5 GND
• Feedback element in switched mode
power supplies
• High speed logic ground isolation –
LVTTL/LVCMOS
• Replaces pulse transformers
• Replaces slow phototransistor
isolators
• Analog signal ground isolation
TRUTH TABLE
(POSITIVE LOGIC)
LED
V
O
ON
LOW
OFF
HIGH
A 0.1
µF
bypass capacitor must be connected between pins 5 and 8.
CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to prevent
damage and/or degradation which may be induced by ESD.

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 838  1574  998  1396  29  21  27  41  6  37 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved