电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

CAT5113LI-50-G-T3

产品描述50K DIGITAL POTENTIOMETER, INCREMENT/DECREMENT CONTROL INTERFACE, 100 POSITIONS, PDIP8, 0.300 INCH, ROHS COMPLIANT, PLASTIC, MS-001, DIP-8
产品类别模拟混合信号IC    转换器   
文件大小186KB,共13页
制造商ON Semiconductor(安森美)
官网地址http://www.onsemi.cn
标准  
下载文档 详细参数 全文预览

CAT5113LI-50-G-T3概述

50K DIGITAL POTENTIOMETER, INCREMENT/DECREMENT CONTROL INTERFACE, 100 POSITIONS, PDIP8, 0.300 INCH, ROHS COMPLIANT, PLASTIC, MS-001, DIP-8

CAT5113LI-50-G-T3规格参数

参数名称属性值
是否无铅不含铅
是否Rohs认证符合
零件包装代码DIP
包装说明DIP, DIP8,.3
针数8
Reach Compliance Codecompliant
ECCN代码EAR99
其他特性NONVOLATILE MEMORY
控制接口INCREMENT/DECREMENT
转换器类型DIGITAL POTENTIOMETER
JESD-30 代码R-PDIP-T8
JESD-609代码e4
长度9.27 mm
功能数量1
位置数100
端子数量8
最高工作温度85 °C
最低工作温度-40 °C
封装主体材料PLASTIC/EPOXY
封装代码DIP
封装等效代码DIP8,.3
封装形状RECTANGULAR
封装形式IN-LINE
峰值回流温度(摄氏度)260
电源3/5 V
认证状态Not Qualified
电阻定律LINEAR
最大电阻容差20%
最大电阻器端电压6 V
最小电阻器端电压
座面最大高度5.33 mm
标称供电电压3 V
表面贴装NO
标称温度系数300 ppm/°C
温度等级INDUSTRIAL
端子面层NICKEL PALLADIUM GOLD
端子形式THROUGH-HOLE
端子节距2.54 mm
端子位置DUAL
处于峰值回流温度下的最长时间40
标称总电阻50000 Ω
宽度7.62 mm
Base Number Matches1

文档预览

下载PDF文档
CAT5113
100‐tap Digital
Potentiometer (POT)
Description
The CAT5113 is a single digital POT designed as an electronic
replacement for mechanical potentiometers. Ideal for automated
adjustments on high volume production lines, they are also well suited
for applications where equipment requiring periodic adjustment is
either difficult to access or located in a hazardous or remote
environment.
The CAT5113 contains a 100-tap series resistor array connected
between two terminals R
H
and R
L
. An up/down counter and decoder
that are controlled by three input pins, determines which tap is
connected to the wiper, R
W
. The wiper setting, stored in nonvolatile
memory, is not lost when the device is powered down and is
automatically reinstated when power is returned. The wiper can be
adjusted to test new system values without affecting the stored setting.
Wiper-control of the CAT5113 is accomplished with three input
control pins, CS, U/D, and INC. The INC input increments the wiper
in the direction which is determined by the logic state of the U/D input.
The CS input is used to select the device and also store the wiper
position prior to power down.
The digital POT can be used as a three-terminal resistive divider or
as a two-terminal variable resistor.
Features
http://onsemi.com
SOIC−8
V SUFFIX
CASE 751BD
MSOP−8
Z SUFFIX
CASE 846AD
PDIP−8
L SUFFIX
CASE 646AA
TSSOP−8
Y SUFFIX
CASE 948AL
PIN CONFIGURATIONS
INC
U/D
R
H
GND
1
V
CC
CS
R
L
R
WB
100-position Linear Taper Potentiometer
Non-volatile EEPROM Wiper Storage
10 nA Ultra-low Standby Current
Single Supply Operation: 2.5 V
6.0 V
Increment Up/Down Serial Interface
Resistance Values: 1 kW, 10 kW, 50 kW and 100 kW
Available in PDIP, SOIC, TSSOP and MSOP Packages
These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS
Compliant
Automated Product Calibration
Remote Control Adjustments
Offset, Gain and Zero Control
Tamper-proof Calibrations
Contrast, Brightness and Volume Controls
Motor Controls and Feedback Systems
Programmable Analog Functions
PDIP (L), SOIC (V), MSOP (Z)
CS
V
CC
INC
U/D
1
R
L
R
WB
GND
R
H
TSSOP (Y)
(Top Views)
PIN FUNCTION
Pin Name
INC
U/D
R
H
GND
R
W
R
L
CS
V
CC
Function
Increment Control
Up/Down Control
Potentiometer High Terminal
Ground
Wiper Terminal
Potentiometer Low Terminal
Chip Select
Supply Voltage
Applications
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 9 of this data sheet.
Semiconductor Components Industries, LLC, 2013
June, 2013
Rev. 26
1
Publication Order Number:
CAT5113/D
电源线只剩一根,你怎么办?
看到一个有趣的问题: “有2年时间的一个工地上,一个摄像头连接的电源线的负极给老鼠给咬了,现在要想办法给点亮。” 用两个开关电源把正极和负极并起来用,居然可以了, 以后会不会 ......
banana 工业自动化与控制
超声波接收电路设计
掌握超声波接收电路的设计、仿真与调试,门宽和门前沿都在10~100μs可调,增益50~1000倍可调,峰值检波输出最大可达4.7V,其中时间精度高于5%,增益精度高于10%; ...
hua365737717 stm32/stm8
sd卡驱动加载成功,在文件系统下面却看不到对应的文件夹????
我的sd卡在wince6.0下驱动成功,而且在控制面板的storage manager里也能看到我的sd卡的大小,我还可以进行Format和new partition动作,都能成功,就是在文件系统上看不见我的sd卡文件夹,请问是 ......
yjx356657845 嵌入式系统
DSP、FPGA的时钟线
想在FPGA中做双口RAM或者RAM,但是DSP的时钟线没有引入到FPGA上,这时该如何处理啊,看了一些资料上DSP的外设时钟线都引入到了FPGA上,望大家指教啊!...
hitszjia FPGA/CPLD
求大神来看看怎么才能正常显示3D模型
我将.step文件成功导入到PCB元器件里面了,并且将引脚与焊盘啥的都对应好了,编译后,查看,发现能正常显示3D模型,但我画完原理图导入PCB后在用3D视图显示时却都成了灰色的模型,原来添加 ......
北方的狼吉 PCB设计
斩波型运放及其噪声
转自:deyisupport 斩波型运放提供较低的失调电压,同时也极大地减少了1 / f(闪烁)噪声。它是怎么做到的?这篇短文就来讨论这个主题。 斩波运放的输入级如图1所示,是一个具 ......
maylove 模拟与混合信号

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 908  1664  2403  969  2383  5  23  53  49  45 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved