FINAL
COM’L: -10/12/15/20
IND: -14/18/24
MACH220-10/12/15/20
High-Density EE CMOS Programmable Logic
DISTINCTIVE CHARACTERISTICS
68 Pins
96 Macrocells
10 ns t
PD
100 MHz f
CNT
56 Inputs with pull-up resistors
48 Outputs
96 Flip-flops; 4 clock choices
Advanced
Micro
Devices
8 “PAL26V12” blocks with buried macrocells
Pin-compatible with MACH120 and MACH221
GENERAL DESCRIPTION
The MACH220 is a member of AMD’s high-performance
EE CMOS MACH 2 device family. This device has
approximately nine times the logic macrocell capability
of the popular PAL22V10 without loss of speed.
The MACH220 consists of eight PAL blocks intercon-
nected by a programmable switch matrix. The eight PAL
blocks are essentially “PAL26V12” structures complete
with product-term arrays, and programmable macro-
cells, including buried macrocells. The switch matrix
connects the PAL blocks to each other and to all input
pins, providing a high degree of connectivity between
the fully-connected PAL blocks. This allows designs to
be placed and routed efficiently.
The MACH220 has two kinds of macrocell: output and
buried. The output macrocell provides registered,
latched, or combinatorial outputs with programmable
polarity. If a registered configuration is chosen, the
register can be configured as D-type or T-type to help
reduce the number of product terms. The register type
decision can be made by the designer or by the
software. All output macrocells can be connected to an
I/O cell. If a buried macrocell is desired, the internal
feedback path from the macrocell can be used, which
frees up the I/O pin for use as an input.
The MACH220 has dedicated buried macrocells which,
in addition to the capabilities of the output macrocell,
also provide input registers for use in synchronizing
signals and reducing setup time requirements.
BLOCK DIAGRAM
If you would like to view
Block Diagram in full size,
please click on the box.
Publication#
14130
Rev.
I
Issue Date:
May 1995
Amendment
/0
AMD
ORDERING INFORMATION
Commercial Products
AMD programmable logic products for commercial applications are available with several ordering options. The order number
(Valid Combination) is formed by a combination of:
MACH
220 -10
J
C
FAMILY TYPE
MACH = Macro Array CMOS High-Speed
OPTIONAL PROCESSING
Blank = Standard Processing
OPERATING CONDITIONS
C = Commercial (0
°
C to +70
°
C)
DEVICE NUMBER
220 = 96 Macrocells, 68 Pins
SPEED
-10 = 10 ns t
PD
-12 = 12 ns t
PD
-15 = 15 ns t
PD
-20 = 20 ns t
PD
PACKAGE TYPE
J = 68-Pin Plastic Leaded
Chip Carrier (PL 068)
Valid Combinations
MACH220-10
MACH220-12
MACH220-15
MACH220-20
JC
Valid Combinations
The Valid Combinations table lists configurations
planned to be supported in volume for this device.
Consult the local AMD sales office to confirm availability
of specific valid combinations and to check on newly
released combinations.
4
MACH220-10/12/15/20 (Com’l)
AMD
ORDERING INFORMATION
Industrial Products
AMD programmable logic products for industrial applications are available with several ordering options. The order number (Valid
Combination) is formed by a combination of:
MACH
220 -14
J
I
FAMILY TYPE
MACH = Macro Array CMOS High-Speed
OPTIONAL PROCESSING
Blank = Standard Processing
OPERATING CONDITIONS
I = Industrial (–40
°
C to +85
°
C)
DEVICE NUMBER
220 = 96 Macrocells, 68 Pins
SPEED
-14 = 14.5 ns t
PD
-18 = 18 ns t
PD
-24 = 24 ns t
PD
PACKAGE TYPE
J = 68-Pin Plastic Leaded
Chip Carrier (PL 068)
Valid Combinations
MACH220-14
MACH220-18
MACH220-24
JI
Valid Combinations
The Valid Combinations table lists configurations
planned to be supported in volume for this device.
Consult the local AMD sales office to confirm availability
of specific valid combinations and to check on newly
released combinations.
MACH220-14/18/24 (Ind)
5
能源基础设施
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
