D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
USE GAL DEVICES FOR NEW DESIGNS
FINAL
COM’L: H-7/10/15/20
IND: H-10/15/20
Lattice Semiconductor
PALCE26V12 Family
28-Pin EE CMOS Versatile PAL Device
DISTINCTIVE CHARACTERISTICS
s
28-pin versatile PAL programmable logic
device architecture
s
Electrically erasable CMOS technology
provides half power (only 115 mA) at high
speed (7.5 ns propagation delay)
s
14 dedicated inputs and 12 input/output
macrocells for architectural flexibility
s
Macrocells can be registered or combinatorial,
and active high or active low
s
Varied product term distribution allows up to
16 product terms per output
s
Two clock inputs for independent functions
s
Global asynchronous reset and synchronous
preset for initialization
s
Register preload for testability and built-in
register reset on power-up
s
Space-efficient 28-pin SKINNYDIP and PLCC
packages
s
Center VCC and GND pins to improve signal
characteristics
s
Extensive third-party software and programmer
support through FusionPLD partners
GENERAL DESCRIPTION
The PALCE26V12 is a 28-pin version of the popular
PAL22V10 architecture. Built with low-power, high-
speed, electrically-erasable CMOS technology, the
PALCE26V12 offers many unique advantages.
Device logic is automatically configured according to
the user’s design specification. Design is simplified by
design software, allowing automatic creation of a
programming file based on Boolean or state equations.
The software can also be used to verify the design and
can provide test vectors for the programmed device.
The PALCE26V12 utilizes the familiar sum-of-products
(AND/OR) architecture that allows users to implement
complex logic functions easily and efficiently. Multiple
levels of combinatorial logic can always be reduced
to sum-of-products form, taking advantage of the
very wide input gates available in PAL devices. The
functions are programmed into the device through
electrically-erasable floating-gate cells in the AND logic
array and the macrocells. In the unprogrammed state,
all AND product terms float HIGH. If both true and
complement of any input are connected, the term will be
permanently LOW.
The product terms are connected to the fixed OR array
with a varied distribution from 8 to 16 across the outputs
(see Block Diagram). The OR sum of the products feeds
the output macrocell. Each macrocell can be pro-
grammed as registered or combinatorial, active high or
active low, with registered I/O possible. The flip-flop can
be clocked by one of two clock inputs. The output
configuration is determined by four bits controlling three
multiplexers in each macrocell.
2-306
Publication#
16072
Rev.
E
Issue Date:
February 1996
Amendment
/0
BLOCK DIAGRAM
CLK/I
2
12
I
SYNC.
PRESET
8
8
10
12
14
PROGRAMMABLE
AND ARRAY
(52x150)
16
16
14
12
10
8
8
ASYNC.
RESET
MACRO
MACRO
MACRO
MACRO
MACRO
MACRO
MACRO
MACRO
MACRO
MACRO
MACRO
MACRO
I/O 0
I/O 1
I/O 2
I/O 3
I/O 4
I/O 5
I/O 6
I/O 7
I/O 8
I/O 9
I/O 10
I/O 11
16072E-1
CONNECTION DIAGRAMS
Top View
DIP
CLK
2
/I
3
CLK1/I0
I1
I2
CLK2/I3
I4
I5
VCC
I6
I7
I8
I9
I10
I11
I12
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
I13
I/O11
I/O10
I/O9
I/O8
I/O7
I/O6
GND
I/O5
I/O4
I/O3
I/O2
I/O1
I
4
I
5
V
CC
I
6
I
7
I
8
I
9
5
6
7
8
9
10
11
4
3
PLCC
CLK
1
/I
0
I/O
11
I/O
10
I
1
2
1 28 27 26
25
24
23
22
21
20
19
I/O
9
I/O
8
I/O
7
I/O
6
GND
I/O
5
I/O
4
12 13 14 15 16 17 18
I/O
0
I/O
1
I/O
2
I/O
3
I
10
I
11
I
12
I/O0
16072E-2
Note:
Pin 1 is marked for orientation.
I
13
I
2
16072E-3
PIN DESCRIPTION
CLK
GND
I
I/O
V
CC
=
=
=
=
=
Clock
Ground
Input
Input/Output
Supply Voltage
PALCE26V12 Family
2–307
ORDERING INFORMATION
Commercial and Industrial Products
Commercial and industrial programmable logic products are available with several ordering options. The order
number (Valid Combination) is formed by a combination of:
PAL
CE 26 V 12 H
-7
P C /4
FAMILY TYPE
PAL = Programmable Array Logic
TECHNOLOGY
CE = CMOS Electrically Erasable
NUMBER OF
ARRAY INPUTS
OUTPUT TYPE
V = Versatile
NUMBER OF OUTPUTS
POWER
H= Half Power (115 mA I
CC
)
OPTIONAL PROCESSING
Blank = Standard Processing
PROGRAMMING DESIGNATOR
/4 = First Revision
(May require programmer
update)
OPERATING CONDITIONS
C = Commercial (0
°
C to +75
°
C)
I = Industrial (–40
°
C to +85
°
C)
PACKAGE TYPE
P = 28-Pin 300 mil Plastic
SKINNYDIP (PD3028)
J = 28-Pin Plastic Leaded Chip
Carrier (PL 028)
SPEED
-7 = 7.5 ns t
PD
-10 = 10 ns t
PD
-15 = 15 ns t
PD
-20 = 20 ns t
PD
Valid Combinations
PALCE26V12H-7
PALCE26V12H-10
PALCE26V12H-15
PALCE26V12H-20
JC
PC, JC, PI, JI
/4
Valid Combinations
Valid Combinations list configurations planned to be
supported in volume for this device. Consult your lo-
cal sales office to confirm availability of specific
valid combinations and to check on newly released
combinations.
2–308
PALCE26V12H-7/10/15/20 (Com’l), H-10/15/20 (Ind)
FUNCTIONAL DESCRIPTION
The PALCE26V12 has fourteen dedicated input lines,
two of which can be used as clock inputs. Unused inputs
should be tied directly to ground or V
CC
. Buffers for
device inputs and feedbacks have both true and
complementary outputs to provide user-selectable
signal polarity. The inputs drive a programmable AND
logic array, which feeds a fixed OR logic array.
The OR gates feed the twelve I/O macrocells (see
Figure 1). The macrocell allows one of eight potential
output configurations; registered or combinatorial, ac-
tive high or active low, with register or I/O pin feedback
(see Figure 2). In addition, registered configurations can
be clocked by either of the two clock inputs.
The configuration choice is made according to the
user’s design specification and corresponding program-
ming of the configuration bits S0–S3
(
see Table 1).
Multiplexer controls initially float to V
CC
(1) through a
programmable cell, selecting the “1” path through the
multiplexer. Programming the cell connects the control
line to GND (0), selecting the “0” path.
OE
AR CLK 1
P1
AR
D Q
1
0
CLK 2
SP
1
S3*
S2
0
S1
Q
SP
1
1
0
0
0
1
0
1
S0
Pn
n = 8,8,10,12,14,16
* When S 3 = 1 (unprogrammed) the feedback is selected by S 1.
When S 3 = 0 (programmed), the feedback is the opposite of
that selected by S 1.
16072E-4
Figure 1. PALCE26V12 Macrocell
Registered or Combinatorial
Each macrocell of the PALCE26V12 includes a D-type
flip-flop for data storage and synchronization. The
flip-flop is loaded on the LOW-to-HIGH edge of the
selected clock input. Any macrocell can be configured
as combinatorial by selecting a multiplexer path that
bypasses the flip-flop. Bypass is controlled by bit S1.
Table 1. Macrocell Configuration Table
S3
1
1
1
1
0
0
0
0
S1
0
0
1
1
0
0
1
1
S0
0
1
0
1
0
1
0
1
Output Configuration
Registered Output and Feedback,
Active Low
Registered Output and Feedback,
Active High
Combinatorial I/O, Active Low
Combinatorial I/O, Active High
Registered I/O, Active Low
Registered I/O, Active High
Combinatorial Output, Registered
Feedback, Active Low
Combinatorial Output, Registered
Feedback, Active High
Programmable Clock
The clock input for any flip-flop can be selected to be
from either pin 1 or pin 4. A 2:1 multiplexer controlled by
bit S2 determines the clock input.
Programmable Feedback
A 2:1 multiplexer allows the user to determine whether
the macrocell feedback comes from the flip-flop or
from the I/O pin, independent of whether the output is
registered or combinatorial. Thus, registered outputs
may have internal register feedback for higher speed
(f
MAX
internal), or I/O feedback for use of the pin as a
direct input (f
MAX
external). Combinatorial outputs may
have I/O feedback, either for use of the signal in other
equations or for use as another direct input, or register
feedback.
1 = Unprogrammed EE bit
0 = Programmed EE bit
S2
1
0
Clock Input
CLK
1
/I
0
CLK
2
/I
3
PALCE26V12 Family
2–309
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
