PD- 91381A
IRFL4105
HEXFET
®
Power MOSFET
l
l
l
l
l
l
Surface Mount
Advanced Process Technology
Ultra Low On-Resistance
Dynamic dv/dt Rating
Fast Switching
Fully Avalanche Rated
D
V
DSS
= 55V
R
DS(on)
= 0.045Ω
G
I
D
= 3.7A
S
Description
Fifth Generation HEXFETs from International Rectifier
utilize advanced processing techniques to achieve
extremely low on-resistance per silicon area. This benefit,
combined with the fast switching speed and ruggedized
device design that HEXFET Power MOSFETs are well
known for, provides the designer with an extremely efficient
and reliable device for use in a wide variety of applications.
The SOT-223 package is designed for surface-mount
using vapor phase, infra red, or wave soldering techniques.
Its unique package design allows for easy automatic pick-
and-place as with other SOT or SOIC packages but has the
added advantage of improved thermal performance due to
an enlarged tab for heatsinking. Power dissipation of 1.0W
is possible in a typical surface mount application.
S O T -22 3
Absolute Maximum Ratings
Parameter
I
D
@ T
A
= 25°C
I
D
@ T
A
= 25°C
I
D
@ T
A
= 70°C
I
DM
P
D
@T
A
= 25°C
P
D
@T
A
= 25°C
V
GS
E
AS
I
AR
E
AR
dv/dt
T
J,
T
STG
Continuous Drain Current, V
GS
@ 10V**
Continuous Drain Current, V
GS
@ 10V*
Continuous Drain Current, V
GS
@ 10V*
Pulsed Drain Current
Power Dissipation (PCB Mount)**
Power Dissipation (PCB Mount)*
Linear Derating Factor (PCB Mount)*
Gate-to-Source Voltage
Single Pulse Avalanche Energy
Avalanche Current
Repetitive Avalanche Energy
Peak Diode Recovery dv/dt
Junction and Storage Temperature Range
Max.
5.2
3.7
3.0
30
2.1
1.0
8.3
± 20
110
3.7
0.10
5.0
-55 to + 150
Units
A
W
W
mW/°C
V
mJ
A
mJ
V/ns
°C
Thermal Resistance
Parameter
R
θJA
R
θJA
Junction-to-Amb. (PCB Mount, steady state)*
Junction-to-Amb. (PCB Mount, steady state)**
Typ.
90
50
Max.
120
60
Units
°C/W
* When mounted on FR-4 board using minimum recommended footprint.
** When mounted on 1 inch square copper board, for comparison with other SMD devices.
www.irf.com
1
1/14/99
IRFL4105
Electrical Characteristics @ T
J
= 25°C (unless otherwise specified)
V
(BR)DSS
∆V
(BR)DSS
/∆T
J
R
DS(on)
V
GS(th)
g
fs
I
DSS
I
GSS
Q
g
Q
gs
Q
gd
t
d(on)
t
r
t
d(off)
t
f
C
iss
C
oss
C
rss
Parameter
Drain-to-Source Breakdown Voltage
Breakdown Voltage Temp. Coefficient
Static Drain-to-Source On-Resistance
Gate Threshold Voltage
Forward Transconductance
Drain-to-Source Leakage Current
Gate-to-Source Forward Leakage
Gate-to-Source Reverse Leakage
Total Gate Charge
Gate-to-Source Charge
Gate-to-Drain ("Miller") Charge
Turn-On Delay Time
Rise Time
Turn-Off Delay Time
Fall Time
Input Capacitance
Output Capacitance
Reverse Transfer Capacitance
Min.
55
–––
–––
2.0
3.8
–––
–––
–––
–––
–––
–––
–––
–––
–––
–––
–––
–––
–––
–––
Typ.
–––
0.058
–––
–––
–––
–––
–––
–––
–––
23
3.4
9.8
7.1
12
19
12
660
230
99
Max. Units
Conditions
–––
V
V
GS
= 0V, I
D
= 250µA
––– V/°C Reference to 25°C, I
D
= 1mA
0.045
Ω
V
GS
= 10V, I
D
= 3.7A
4.0
V
V
DS
= V
GS
, I
D
= 250µA
–––
S
V
DS
= 25V, I
D
= 1.9A
25
V
DS
= 55V, V
GS
= 0V
µA
250
V
DS
= 44V, V
GS
= 0V, T
J
= 150°C
100
V
GS
= 20V
nA
-100
V
GS
= -20V
35
I
D
= 3.7A
5.1
nC
V
DS
= 44V
15
V
GS
= 10V, See Fig. 6 and 13
–––
V
DD
= 28V
–––
I
D
= 3.7A
ns
–––
R
G
= 6.0Ω
–––
R
D
= 7.5Ω, See Fig. 10
–––
V
GS
= 0V
–––
pF
V
DS
= 25V
–––
ƒ = 1.0MHz, See Fig. 5
Source-Drain Ratings and Characteristics
I
S
I
SM
V
SD
t
rr
Q
rr
Parameter
Continuous Source Current
(Body Diode)
Pulsed Source Current
(Body Diode)
Diode Forward Voltage
Reverse Recovery Time
Reverse RecoveryCharge
Min. Typ. Max. Units
–––
–––
–––
–––
–––
–––
–––
–––
55
120
1.3
A
30
1.3
82
170
V
ns
nC
Conditions
MOSFET symbol
showing the
integral reverse
p-n junction diode.
T
J
= 25°C, I
S
= 3.7A, V
GS
= 0V
T
J
= 25°C, I
F
= 3.7A
di/dt = 100A/µs
Notes:
Repetitive rating; pulse width limited by
max. junction temperature. ( See fig. 11 )
I
SD
≤
3.7A, di/dt
≤
110A/µs, V
DD
≤
V
(BR)DSS
,
T
J
≤
150°C
V
DD
= 25V, starting T
J
= 25°C, L = 16mH
R
G
= 25Ω, I
AS
= 3.7A. (See Figure 12)
Pulse width
≤
300µs; duty cycle
≤
2%.
2
www.irf.com
IRFL4105
100
TO P
VGS
15V
10V
8.0V
7.0V
6.0V
5.5V
5.0V
4.5V
100
I , D rain-to-S ou rc e C urre nt (A )
D
BO TTOM
I , D rain-to-S ource C urrent (A )
D
VGS
15V
10V
8.0V
7.0V
6.0V
5.5V
5.0V
BOTTOM 4.5V
TOP
10
10
4 .5V
4 .5 V
1
0.1
1
2 0µ s P U L S E W ID T H
T
C
= 25 °C
10
100
A
1
0.1
1
20 µ s P U LS E W ID TH
T
J
= 1 50 °C
10
100
A
V D S , D rain-to-S ource V oltage (V )
V DS , D rain-to-S ource V oltage (V )
Fig 1.
Typical Output Characteristics,
T
J
= 25
o
C
Fig 2.
Typical Output Characteristics,
T
J
= 150
o
C
100
2.0
R
D S (on)
, D ra in-to -S o urc e O n R e s is ta nc e
(N o rm alize d)
I
D
= 3.7 A
I
D
, D rain-to-So urce C urren t (A )
1.5
T
J
= 2 5°C
T
J
= 1 5 0 °C
10
1.0
0.5
1
4.0
4.5
5.0
5.5
V
DS
= 25V
2 0 µ s P UL S E W ID TH
6.0
6.5
7.0
A
0.0
-60
-40
-20
0
20
40
60
80
V
G S
= 1 0V
100 120 140 160
A
V
G S
, G ate-to -So urce Voltag e (V)
T
J
, J unc tion T em perature (°C )
Fig 3.
Typical Transfer Characteristics
Fig 4.
Normalized On-Resistance
Vs. Temperature
www.irf.com
3
IRFL4105
1200
20
1000
C
iss
800
C
oss
600
V
G S
, G ate-to-S ource V oltage (V )
V
GS
C
is s
C
rs s
C
o ss
=
=
=
=
0V ,
f = 1M H z
C
g s
+ C
g d
, C
d s
S H O R T E D
C
gd
C
d s
+ C
gd
I
D
= 3.7 A
V
D S
= 24 V
V
D S
= 15 V
16
C , Capacitance (pF)
12
8
400
C
rss
200
4
0
1
10
100
A
0
0
10
20
FO R TE S T C IR C U IT
S E E FIG U R E 9
30
40
A
V
D S
, D rain-to-S ourc e V oltage (V )
Q
G
, T otal G ate C harge (nC )
Fig 5.
Typical Capacitance Vs.
Drain-to-Source Voltage
Fig 6.
Typical Gate Charge Vs.
Gate-to-Source Voltage
100
100
I
SD
, Reverse D rain C urrent (A)
O P E R A TIO N IN TH IS A R E A L IM ITE D
B Y R
D S (o n)
10µs
I
D
, Drain C urrent (A )
10
100µ s
10
T
J
= 1 50 °C
T
J
= 25 °C
1m s
1
10m s
1
0.4
0.6
0.8
1.0
1.2
V
G S
= 0V
1.4
A
0.1
T
A
= 25 °C
T
J
= 15 0°C
S ing le P u lse
0.1
1
10
100
A
1.6
V
S D
, S ourc e-to-D rain V oltage (V )
V
D S
, D rain-to-S ource V oltage (V )
Fig 7.
Typical Source-Drain Diode
Forward Voltage
4
Fig 8.
Maximum Safe Operating Area
www.irf.com
IRFL4105
Q
G
V
DS
V
GS
R
D
10V
Q
GS
V
G
Q
GD
D.U.T.
+
R
G
-
V
DD
10V
Charge
Pulse Width
≤ 1
µs
Duty Factor
≤ 0.1 %
Fig 9a.
Basic Gate Charge Waveform
Current Regulator
Same Type as D.U.T.
Fig 10a.
Switching Time Test Circuit
V
DS
50KΩ
12V
.2µF
.3µF
90%
D.U.T.
V
GS
3mA
+
V
-
DS
10%
V
GS
t
d(on)
I
G
I
D
t
r
t
d(off)
t
f
Current Sampling Resistors
Fig 9b.
Gate Charge Test Circuit
1000
Fig 10b.
Switching Time Waveforms
T herm al R es pon se (Z
thJ A
)
100
D = 0 .5 0
0 .2 0
10
0 .1 0
0 .0 5
0 .0 2
1
0 .0 1
P
D M
t
0.1
S IN G L E P U L S E
(T H E R M A L R E S P O N S E )
1
t2
N o te s :
1 . D u ty fa c to r D = t
1
/t
2
0.01
0.00001
2 . P e a k T J = P D M x Z th J A + T A
A
10000
0.0001
0.001
0.01
0.1
1
10
100
1000
t
1
, R e c ta n g u la r P u lse D u ra tio n (se c )
Fig 11.
Maximum Effective Transient Thermal Impedance, Junction-to-Ambient
www.irf.com
5
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
