AND-OR-Invert Gate, TTL, CDIP14,
| 参数名称 | 属性值 |
| 是否Rohs认证 | 不符合 |
| 包装说明 | DIP, DIP14,.3 |
| Reach Compliance Code | compliant |
| Is Samacsys | N |
| JESD-30 代码 | R-XDIP-T14 |
| JESD-609代码 | e0 |
| 逻辑集成电路类型 | AND-OR-INVERT GATE |
| 端子数量 | 14 |
| 最高工作温度 | 125 °C |
| 最低工作温度 | -55 °C |
| 封装主体材料 | CERAMIC |
| 封装代码 | DIP |
| 封装等效代码 | DIP14,.3 |
| 封装形状 | RECTANGULAR |
| 封装形式 | IN-LINE |
| 电源 | 5 V |
| 认证状态 | Not Qualified |
| 施密特触发器 | NO |
| 标称供电电压 (Vsup) | 5 V |
| 表面贴装 | NO |
| 技术 | TTL |
| 温度等级 | MILITARY |
| 端子面层 | Tin/Lead (Sn/Pb) |
| 端子形式 | THROUGH-HOLE |
| 端子节距 | 2.54 mm |
| 端子位置 | DUAL |
| Base Number Matches | 1 |
| 54S51DM | BLU2512ER-2083-TT15Q | 5451DM | 74S51DC | 74S51PC | 74H51PC | 54S51FM | 7451PC | 7451DC | |
|---|---|---|---|---|---|---|---|---|---|
| 描述 | AND-OR-Invert Gate, TTL, CDIP14, | Fixed Resistor, Thin Film, 1W, 208000ohm, 200V, 0.01% +/-Tol, 15ppm/Cel, 2512, | AND-OR-Invert Gate, TTL, CDIP14, | AND-OR-Invert Gate, TTL, CDIP14, | AND-OR-Invert Gate, S Series, 2-Func, 4-Input, TTL, PDIP14, PLASTIC, DIP-14 | AND-OR-Invert Gate, TTL, PDIP14, | AND-OR-Invert Gate, TTL, CDFP14, | AND-OR-Invert Gate, 74 Series, 2-Func, 4-Input, TTL, PDIP14, PLASTIC, DIP-14 | AND-OR-Invert Gate, TTL, CDIP14, |
| 是否Rohs认证 | 不符合 | 不符合 | 不符合 | 不符合 | 不符合 | 不符合 | 不符合 | 不符合 | 不符合 |
| Reach Compliance Code | compliant | compliant | unknown | compliant | unknown | compliant | compliant | unknown | compliant |
| JESD-609代码 | e0 | e0 | e0 | e0 | e0 | e0 | e0 | e0 | e0 |
| 端子数量 | 14 | 2 | 14 | 14 | 14 | 14 | 14 | 14 | 14 |
| 最高工作温度 | 125 °C | 155 °C | 125 °C | 70 °C | 70 °C | 70 °C | 125 °C | 70 °C | 70 °C |
| 封装形式 | IN-LINE | SMT | IN-LINE | IN-LINE | IN-LINE | IN-LINE | FLATPACK | IN-LINE | IN-LINE |
| 技术 | TTL | THIN FILM | TTL | TTL | TTL | TTL | TTL | TTL | TTL |
| 端子面层 | Tin/Lead (Sn/Pb) | Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier | Tin/Lead (Sn/Pb) | Tin/Lead (Sn/Pb) | Tin/Lead (Sn/Pb) | Tin/Lead (Sn/Pb) | Tin/Lead (Sn/Pb) | Tin/Lead (Sn/Pb) | Tin/Lead (Sn/Pb) |
| 包装说明 | DIP, DIP14,.3 | - | - | DIP, DIP14,.3 | DIP, DIP14,.3 | DIP, DIP14,.3 | DFP, FL14,.3 | DIP, DIP14,.3 | DIP, DIP14,.3 |
| JESD-30 代码 | R-XDIP-T14 | - | R-XDIP-T14 | R-XDIP-T14 | R-PDIP-T14 | R-PDIP-T14 | R-XDFP-F14 | R-PDIP-T14 | R-XDIP-T14 |
| 逻辑集成电路类型 | AND-OR-INVERT GATE | - | AND-OR-INVERT GATE | AND-OR-INVERT GATE | AND-OR-INVERT GATE | AND-OR-INVERT GATE | AND-OR-INVERT GATE | AND-OR-INVERT GATE | AND-OR-INVERT GATE |
| 封装主体材料 | CERAMIC | - | CERAMIC | CERAMIC | PLASTIC/EPOXY | PLASTIC/EPOXY | CERAMIC | PLASTIC/EPOXY | CERAMIC |
| 封装代码 | DIP | - | DIP | DIP | DIP | DIP | DFP | DIP | DIP |
| 封装等效代码 | DIP14,.3 | - | DIP14,.3 | DIP14,.3 | DIP14,.3 | DIP14,.3 | FL14,.3 | DIP14,.3 | DIP14,.3 |
| 封装形状 | RECTANGULAR | - | RECTANGULAR | RECTANGULAR | RECTANGULAR | RECTANGULAR | RECTANGULAR | RECTANGULAR | RECTANGULAR |
| 电源 | 5 V | - | 5 V | 5 V | 5 V | - | 5 V | 5 V | 5 V |
| 认证状态 | Not Qualified | - | Not Qualified | Not Qualified | Not Qualified | Not Qualified | Not Qualified | Not Qualified | Not Qualified |
| 施密特触发器 | NO | - | NO | NO | NO | NO | NO | NO | NO |
| 标称供电电压 (Vsup) | 5 V | - | 5 V | 5 V | 5 V | - | 5 V | 5 V | 5 V |
| 表面贴装 | NO | - | NO | NO | NO | NO | YES | NO | NO |
| 温度等级 | MILITARY | - | MILITARY | COMMERCIAL | COMMERCIAL | COMMERCIAL | MILITARY | COMMERCIAL | COMMERCIAL |
| 端子形式 | THROUGH-HOLE | - | THROUGH-HOLE | THROUGH-HOLE | THROUGH-HOLE | THROUGH-HOLE | FLAT | THROUGH-HOLE | THROUGH-HOLE |
| 端子节距 | 2.54 mm | - | 2.54 mm | 2.54 mm | 2.54 mm | 2.54 mm | 1.27 mm | 2.54 mm | 2.54 mm |
| 端子位置 | DUAL | - | DUAL | DUAL | DUAL | DUAL | DUAL | DUAL | DUAL |
| Base Number Matches | 1 | - | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 峰值回流温度（摄氏度） | - | - | 250 | NOT SPECIFIED | NOT SPECIFIED | 250 | - | NOT SPECIFIED | 250 |
| 处于峰值回流温度下的最长时间 | - | - | 30 | NOT SPECIFIED | NOT SPECIFIED | 30 | - | NOT SPECIFIED | 30 |
PCB设计
模拟与混合信号
嵌入式系统
嵌入式系统
电源技术
DSP 与 ARM 处理器
电子工程世界版权所有
京B2-20211791
京ICP备10001474号-1
电信业务审批[2006]字第258号函
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
