电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

MVSMCGLCE12E3

产品描述Trans Voltage Suppressor Diode, 1500W, 12V V(RWM), Unidirectional, 1 Element, Silicon, DO-215AB, ROHS COMPLIANT, PLASTIC PACKAGE-2
产品类别分立半导体    二极管   
文件大小222KB,共4页
制造商Microsemi
官网地址https://www.microsemi.com
标准
下载文档 详细参数 全文预览

MVSMCGLCE12E3概述

Trans Voltage Suppressor Diode, 1500W, 12V V(RWM), Unidirectional, 1 Element, Silicon, DO-215AB, ROHS COMPLIANT, PLASTIC PACKAGE-2

MVSMCGLCE12E3规格参数

参数名称属性值
是否Rohs认证符合
厂商名称Microsemi
零件包装代码DO-215AB
包装说明R-PDSO-G2
针数2
Reach Compliance Codeunknown
ECCN代码EAR99
Is SamacsysN
最大击穿电压16.3 V
最小击穿电压13.3 V
配置SINGLE
二极管元件材料SILICON
二极管类型TRANS VOLTAGE SUPPRESSOR DIODE
JEDEC-95代码DO-215AB
JESD-30 代码R-PDSO-G2
JESD-609代码e3
湿度敏感等级1
最大非重复峰值反向功率耗散1500 W
元件数量1
端子数量2
封装主体材料PLASTIC/EPOXY
封装形状RECTANGULAR
封装形式SMALL OUTLINE
峰值回流温度(摄氏度)NOT SPECIFIED
极性UNIDIRECTIONAL
最大功率耗散5 W
认证状态Not Qualified
参考标准MIL-19500
最大重复峰值反向电压12 V
表面贴装YES
技术AVALANCHE
端子面层MATTE TIN
端子形式GULL WING
端子位置DUAL
处于峰值回流温度下的最长时间NOT SPECIFIED
Base Number Matches1

文档预览

下载PDF文档
SMCGLCE6.5 thru SMCGLCE170A, e3
SMCJLCE6.5 thru SMCJLCE170A, e3
SCOTTSDALE DIVISION
1500 WATT LOW CAPACITANCE
SURFACE MOUNT TRANSIENT
VOLTAGE SUPPRESSOR
APPEARANCE
DESCRIPTION
This surface mount Transient Voltage Suppressor (TVS) product family includes a
rectifier diode element in series and opposite direction to achieve low capacitance
below 100 pF. They are also available as RoHS Compliant with an e3 suffix. The low
TVS capacitance may be used for protecting higher frequency applications in inductive
switching environments or electrical systems involving secondary lightning effects per
IEC61000-4-5 as well as RTCA/DO-160D or ARINC 429 for airborne avionics. They
also protect from ESD and EFT per IEC61000-4-2 and IEC61000-4-4. If bipolar
transient capability is required, two of these low capacitance TVS devices may be used
in parallel and opposite directions (anti-parallel) for complete ac protection (Figure 6).
IMPORTANT:
For the most current data, consult
MICROSEMI’s
website:
http://www.microsemi.com
WWW .
Microsemi
.C
OM
FEATURES
Available in standoff voltage range of 6.5 to 200 V
Low capacitance of 100 pF or less
Molding compound flammability rating: UL94V-O
Two different terminations available in C-bend (modified J-
Bend with DO-214AB) or Gull-wing (DO-215AB)
Options for screening in accordance with MIL-PRF-19500
for JAN, JANTX, and JANTXV are available by adding MQ,
MX, or MV prefixes respectively to part numbers
Optional 100% screening for avionics grade is available by
adding MA prefix to part number for 100% temperature
cycle –55ºC to 125ºC (10X) as well as surge (3X) and 24
hours HTRB with post test V
BR
& I
R
RoHS Compliant devices available by adding an “e3” suffix
APPLICATIONS / BENEFITS
1500 Watts of Peak Pulse Power at 10/1000
μs
Low capacitance for data line protection to 1 MHz
Protection for aircraft fast data rate lines up to
Level 5 Waveform 4 and Level 2 Waveform 5A in
RTCA/DO-160D (also see MicroNote 130) &
ARINC 429 with bit rates of 100 kb/s (per ARINC
429, Part 1, par 2.4.1.1)
IEC61000-4-2 ESD 15 kV (air), 8 kV (contact)
IEC61000-4-5 (Lightning) as further detailed in
LCE6.5 thru LCE170A data sheet
T1/E1 Line Cards
Base Stations, WAN & XDSL Interfaces
CSU/DSU Equipment
MAXIMUM RATINGS
1500 Watts of Peak Pulse Power dissipation at 25 C
with
repetition rate of 0.01% or less*
o
MECHANICAL AND PACKAGING
CASE: Molded, surface mountable
TERMINALS: Gull-wing or C-bend (modified J-
bend) tin-lead or RoHS compliant annealed
matte-tin plating solderable per MIL-STD-750,
method 2026
POLARITY: Cathode indicated by band
MARKING: Part number with abbreviated prefix
(CLC6.5A, CLC6.5Ae3, CLC33, CLC33e3, etc.)
TAPE & REEL option: Standard per EIA-481-B
with 16 mm tape, 750 per 7 inch reel or 2500 per
13 inch reel (add “TR” suffix to part number)
Clamping Factor: 1.4 @ Full Rated power
1.30 @ 50% Rated power
-9
t
clamping
(0 volts to V
(BR)
min): Less than 5x10 seconds
Operating and Storage temperatures: -65 to +150
o
C
Steady State power dissipation: 5.0W @ T
L
= 50
o
C
THERMAL RESISTANCE: 20
o
C/W (typical junction to
lead (tab) at mounting plane
* When pulse testing, do not pulse in opposite direction
(see “Schematic Applications” section herein and
Figures 5 & 6 for further protection in both directions)
ELECTRICAL CHARACTERISTICS @ 25
o
C
MICROSEMI
Part Number
Gull-Wing
“G”
Bend Lead
SMCGLCE6.5
SMCGLCE6.5A
SMCGLCE7.0
SMCGLCE7.0A
SMCGLCE7.5
SMCGLCE7.5A
SMCGLCE8.0
SMCGLCE8.0A
SMCGLCE8.5
SMCGLCE8.5A
SMCGLCE9.0
SMCGLCE9.0A
SMCGLCE/SMCJLCE, e3
MICROSEMI
Part Number
Modified
“J”
Bend Lead
SMCJLCE6.5
SMCJLCE6.5A
SMCJLCE7.0
SMCJLCE7.0A
SMCJLCE7.5
SMCJLCE7.5A
SMCJLCE8.0
SMCJLCE8.0A
SMCJLCE8.5
SMCJLCE8.5A
SMCJLCE9.0
SMCJLCE9.0A
Reverse
Stand-Off
Voltage
Breakdown Voltage
V
BR
Volts
MIN
7.22
7.22
7.78
7.78
8.33
8.33
8.89
8.89
9.44
9.44
10.0
10.0
@ I
(BR)
Maximum
Reverse
Leakage
Maximum
Clamping
Voltage
V
WM
Volts
6.5
6.5
7.0
7.0
7.5
7.5
8.0
8.0
8.5
8.5
9.0
9.0
@V
WM
MAX
8.82
7.98
9.51
8.60
10.2
9.21
10.9
9.83
11.5
10.4
12.2
11.1
mA
10
10
10
10
10
10
1
1
1
1
1
1
@I
PP
V
C
Volts
12.3
11.2
13.3
12.0
14.3
12.9
15.0
13.6
15.9
14.4
16.9
15.4
I
D
μA
1000
1000
500
500
250
250
100
100
50
50
10
10
Maximum
Peak Pulse
Current
I
PP
@10/1000
Amps
100
100
100
100
100
100
100
100
94
100
89
97
Maximum
Capacitance
@ 0 Volts,
f = 1 MHz
pF
100
100
100
100
100
100
100
100
100
100
100
100
V
WIB
Working
Inverse
Blocking
Voltage
Volts
75
75
75
75
75
75
75
75
75
75
75
75
I
IB
Inverse
Blocking
Leakage
Current
μA
10
10
10
10
10
10
10
10
10
10
10
10
V
PIB
Peak
Inverse
Blocking
Voltage
Volts
100
100
100
100
100
100
100
100
100
100
100
100
Copyright
©
2009
2-11-2009 REV J
Microsemi
Scottsdale Division
8700 E. Thomas Rd. PO Box 1390, Scottsdale, AZ 85252 USA, (480) 941-6300, Fax: (480) 947-1503
Page 1
【晒样片】使用Ti样片加速设计
本帖最后由 liutogo 于 2015-8-16 10:25 编辑 昨天收到了Ti的样片,首先感谢Ti。 在学校这么长的时间,习惯了进行新的设计之前到Ti的网站上找一找有没有符合设计要求的解决方案。 Ti提供的 ......
liutogo TI技术论坛
请问:在IAR中仿真STM32F时怎么查看我的延时程序占用了多长时
AVRSTUDIO中有STOPWATCH,在IAR中没找到....
SnowfoxMetal stm32/stm8
USB鼠标的设计资料
USB鼠标的设计资料...
feifei PCB设计
用stm32f446Nucleo-144换一块msp430f系列的板子
全新未拆封,想换个430f系列的开发板:)...
天天1 淘e淘
cordic 求相位角
请高手指教利用cordic求相位角之后,如何将相位展开,使其成为连续的,谢谢了...
abcd12096565 FPGA/CPLD
ARM+FPGA方案论坛信息汇总
目前随着ARM的发展,ARM的主频越来越高,同时ARM保有对于DSP的价格优势,因此越来越多的ARM+FPGA控制架构出现在高速控制场合,希望能够取代DSP+FPGA的控制架构。作为一个初学者,我尝试着 ......
iarhust ARM技术

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1312  556  2540  492  505  24  14  28  10  8 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved