MP34DT06J
Datasheet
MEMS audio sensor omnidirectional digital microphone
Features
•
•
•
•
•
•
•
•
Single supply voltage
Low power consumption
AOP = 122.5 dBSPL
64 dB signal-to-noise ratio
Omnidirectional sensitivity
–26 dBFS ± 1 dB sensitivity
PDM output
HCLGA package
–
Top-port design
–
SMD-compliant
–
EMI-shielded
–
ECOPACK, RoHS, and “Green” compliant
Applications
•
•
•
•
•
•
•
•
•
Mobile terminals
Laptop and notebook computers
Portable media players
VoIP
Speech recognition
A/V eLearning devices
Gaming and virtual reality input devices
Digital still and video cameras
Antitheft systems
Product status link
MP34DT06J
Product summary
Order code
Temperature
range [°C]
Package
Packing
MP34DT06JTR
-40 °C to +85
HCLGA
(3 x 4 x 1 mm) 4 LD
Tape and reel
Description
The
MP34DT06J
is an ultra-compact, low-power, omnidirectional, digital MEMS
microphone built with a capacitive sensing element and an IC interface.
The sensing element, capable of detecting acoustic waves, is manufactured using a
specialized silicon micromachining process dedicated to producing audio sensors.
The IC interface is manufactured using a CMOS process that allows designing a
dedicated circuit able to provide a digital signal externally in PDM format.
The MP34DT06J is a low-distortion digital microphone with a 64 dB signal-to-noise
ratio and –26 dBFS ± 1 dB sensitivity.
The MP34DT06J is available in a top-port, SMD-compliant, EMI-shielded package
and is guaranteed to operate over an extended temperature range from -40 °C to
+85 °C.
DS12698
-
Rev 2
-
April 2019
For further information contact your local STMicroelectronics sales office.
www.st.com
MP34DT06J
Pin description
1
Pin description
Figure 1.
Pin connections
LR
CLK
Vdd
DOUT
GND
BOTTOM VIEW
Table 1.
Pin description
Pin #
1
2
3
4
5
(ground ring)
Pin name
Vdd
LR
CLK
DOUT
GND
Power supply
Left/Right channel selection
Synchronization input clock
Left/Right PDM data output
Ground
Function
DS12698
-
Rev 2
page 2/20
MP34DT06J
Acoustic and electrical specifications
2
Acoustic and electrical specifications
2.1
Acoustic and electrical characteristics
The values listed in the table below are specified for Vdd = 1.8 V, Clock = 2.4 MHz, T = 25 °C, unless otherwise
noted.
Table 2.
Acoustic and electrical characteristics
Symbol
Vdd
Idd
IddPdn
Scc
AOP
So
SNR
PSR
Clock
Ton
Top
V
IOL
V
IOH
C
LOAD
Supply voltage
Parameter
Test condition
Min.
1.6
Typ.
(1)
1.8
650
Max.
3.6
Unit
V
µA
Current consumption in normal mode
Current consumption in power-down mode
(2)
Short-circuit current
Acoustic overload point
Sensitivity
Signal-to-noise ratio
Power supply rejection
Input clock frequency
(3)
Turn-on time
(4)
Operating temperature range
Low-level logic input/output voltage
High-level logic input/output voltage
Capacitive load
Mean value
5
1
122.5
-27
A-weighted @1 kHz,
94 dB SPL
100 mVpp sine 1 kHz
1.2
Guaranteed by design
-40
I
out
= 1 mA
I
out
= 1 mA
-0.3
0.65xVdd
-26
64
-90
2.4
3.25
10
+85
0.35xVdd
Vdd+0.3
100
-25
10
µA
mA
dBSPL
dBFS
dB(A)
dBFS
MHz
ms
°C
V
V
pF
1. Typical specifications are not guaranteed.
2. Input clock in static mode.
3. Duty cycle: min = 40% max = 60%.
4. Time from the first clock edge to valid output data.
Table 3.
Distortion specifications @ 1 kHz
Parameter
Distortion
Distortion
Distortion
1. Typical specifications are not guaranteed.
Test condition
94 dBSPL
110 dBSPL
120 dBSPL
Typical value
(1)
0.2% THD + N
0.7% THD + N
6% THD + N
DS12698
-
Rev 2
page 3/20
MP34DT06J
Timing characteristics
2.2
Timing characteristics
Table 4.
Timing characteristics
Parameter
f
CLK
f
PD
T
CLK
T
R,EN
T
R,DIS
T
L,EN
T
L,DIS
Description
Clock frequency for normal mode
Clock frequency for power-down mode
Clock period for normal mode
Data enabled on DATA line, L/R pin = 1
Data disabled on DATA line, L/R pin = 1
Data enabled on DATA line, L/R pin = 0
Data disabled on DATA line, L/R pin = 0
40
30
308
40
30
Min.
1.2
Max.
3.25
0.23
1000
Unit
MHz
MHz
ns
ns
ns
ns
ns
Figure 2.
Timing waveforms
T
CLK
CLK
T
L,DIS
T
R,EN
T
R,DIS
High Z
High Z
PDM R
T
L,EN
PDM L
High Z
High Z
DS12698
-
Rev 2
page 4/20
MP34DT06J
Frequency response
2.3
Frequency response
Figure 3.
Typical frequency response normalized to 1 kHz
DS12698
-
Rev 2
page 5/20
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
