电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

MX29LV400CTXBI-70

产品描述4M X 16 FLASH 3V PROM, 70 ns, PBGA48
产品类别存储    存储   
文件大小903KB,共68页
制造商Macronix
官网地址http://www.macronix.com/en-us/Pages/default.aspx
下载文档 详细参数 全文预览

MX29LV400CTXBI-70概述

4M X 16 FLASH 3V PROM, 70 ns, PBGA48

4M × 16 FLASH 3V 可编程只读存储器, 70 ns, PBGA48

MX29LV400CTXBI-70规格参数

参数名称属性值
是否Rohs认证不符合
厂商名称Macronix
零件包装代码BGA
包装说明TFBGA, BGA48,6X8,32
针数48
Reach Compliance Codeunknow
ECCN代码EAR99
最长访问时间70 ns
备用内存宽度8
启动块TOP
命令用户界面YES
通用闪存接口YES
数据轮询YES
JESD-30 代码R-PBGA-B48
JESD-609代码e0
长度8 mm
内存密度4194304 bi
内存集成电路类型FLASH
内存宽度16
功能数量1
部门数/规模1,2,1,7
端子数量48
字数262144 words
字数代码256000
工作模式ASYNCHRONOUS
最高工作温度85 °C
最低工作温度-40 °C
组织256KX16
封装主体材料PLASTIC/EPOXY
封装代码TFBGA
封装等效代码BGA48,6X8,32
封装形状RECTANGULAR
封装形式GRID ARRAY, THIN PROFILE, FINE PITCH
并行/串行PARALLEL
峰值回流温度(摄氏度)NOT SPECIFIED
电源3/3.3 V
编程电压3 V
认证状态Not Qualified
就绪/忙碌YES
座面最大高度1.2 mm
部门规模16K,8K,32K,64K
最大待机电流0.000005 A
最大压摆率0.03 mA
最大供电电压 (Vsup)3.6 V
最小供电电压 (Vsup)2.7 V
标称供电电压 (Vsup)3 V
表面贴装YES
技术CMOS
温度等级INDUSTRIAL
端子面层Tin/Lead (Sn/Pb)
端子形式BALL
端子节距0.8 mm
端子位置BOTTOM
处于峰值回流温度下的最长时间NOT SPECIFIED
切换位YES
类型NOR TYPE
宽度6 mm

文档预览

下载PDF文档
MX29LV400C T/B
4M-BIT [512K x 8 / 256K x 16] CMOS SINGLE VOLTAGE
3V ONLY FLASH MEMORY
FEATURES
• Extended single - supply voltage range 2.7V to 3.6V
• 524,288 x 8/262,144 x 16 switchable
• Single power supply operation
- 3.0V only operation for read, erase and program
operation
Fully compatible with MX29LV400T/B device
• Fast access time: 55R/70/90ns
• Low power consumption
- 30mA maximum active current
- 0.2uA typical standby current
• Command register architecture
- Byte/word Programming (9us/11us typical)
- Sector Erase (Sector structure 16K-Byte x 1,
8K-Byte x 2, 32K-Byte x1, and 64K-Byte x7)
• Auto Erase (chip & sector) and Auto Program
- Automatically erase any combination of sectors with
Erase Suspend capability
- Automatically program and verify data at specified
address
• Erase suspend/Erase Resume
- Suspends sector erase operation to read data from,
or program data to, any sector that is not being erased,
then resumes the erase
• Status Reply
- Data# Polling & Toggle bit for detection of program
and erase operation completion
• Ready/Busy# pin (RY/BY#)
- Provides a hardware method of detecting program or
erase operation completion
• Sector protection
- Hardware method to disable any combination of
sectors from program or erase operations
- Temporary sector unprotect allows code changes in
previously locked sectors
• CFI (Common Flash Interface) compliant
- Flash device parameters stored on the device and
provide the host system to access
• 100,000 minimum erase/program cycles
• Latch-up protected to 100mA from -1V to VCC+1V
• Boot Sector Architecture
- T = Top Boot Sector
- B = Bottom Boot Sector
• Package type:
- 44-pin SOP
- 48-pin TSOP
- 48-ball CSP (6 x 8mm)
- 48-ball CSP (4 x 6mm)
-
All Pb-free devices are RoHS Compliant
• Compatibility with JEDEC standard
- Pinout and software compatible with single-power
supply Flash
• 20 years data retention
GENERAL DESCRIPTION
The MX29LV400C T/B is a 4-mega bit Flash memory
organized as 512K bytes of 8 bits or 256K words of 16
bits. MXIC's Flash memories offer the most cost-effec-
tive and reliable read/write non-volatile random access
memory. The MX29LV400C T/B is packaged in 44-pin
SOP, 48-pin TSOP and 48-ball CSP. It is designed to be
reprogrammed and erased in system or in standard
EPROM programmers.
The standard MX29LV400C T/B offers access time as
fast as 55ns, allowing operation of high-speed micropro-
cessors without wait states. To eliminate bus conten-
tion, the MX29LV400C T/B has separate chip enable
(CE#) and output enable (OE#) controls.
MXIC's Flash memories augment EPROM functionality
with in-circuit electrical erasure and programming. The
MX29LV400C T/B uses a command register to manage
this functionality. The command register allows for 100%
P/N:PM1155
TTL level control inputs and fixed power supply levels
during erase and programming, while maintaining maxi-
mum EPROM compatibility.
MXIC Flash technology reliably stores memory contents
even after 100,000 erase and program cycles. The MXIC
cell is designed to optimize the erase and programming
mechanisms. In addition, the combination of advanced
tunnel oxide processing and low internal electric fields
for erase and program operations produces reliable cy-
cling. The MX29LV400C T/B uses a 2.7V~3.6V VCC
supply to perform the High Reliability Erase and auto
Program/Erase algorithms.
The highest degree of latch-up protection is achieved
with MXIC's proprietary non-epi process. Latch-up pro-
tection is proved for stresses up to 100 milliamps on
address and data pin from -1V to VCC + 1V.
REV. 1.5, APR. 24, 2006
1
周计划+大型建筑健康检测仪
一种大型建筑健康检测仪 通过无线网络通信的多传感器网络,构建一种大型建筑健康检测仪。通过对建筑各个关键部位,例如承重墙的斜度、湿度,外墙壁的光照强度,空气湿度、温度等检测。定时将这 ......
hfqs_521 瑞萨MCU/MPU
u-boot-1.1.6 DM9000ep网卡ping不通
环境变量: u-boot # print bootargs=root=/dev/mtdblock/2 init=/linuxrc console=ttySAC0,115200 bootcmd=nand read 0x33000000 0x100000 0x300000; bootm 0x33000000 bootdelay=3 baudr ......
polluxzy 嵌入式系统
招聘岗位:单片机工程师(急)  1人
招聘岗位:单片机工程师(急)1人 学历:本科以上 薪资:20K/月起,不设上限 福利:双休、五险一金、提供吃住、法定节假日、带薪年假、项目奖金、团建活动、年终奖等。 主要职责: 1、根 ......
wenwang 求职招聘
有不有好点的串口带协议带校验的程序?
以前hotpower整了个lpc的。。...
jiemei6617 stm32/stm8
Cyclone V SOC应用问题
大家好,我在用Cyclone V SOC,我遇到一个问题,就是我不下载FPGA侧代码的时候,ARM侧是可以正常启动的,但是当我下载了FPGA侧逻辑后,ARM侧就卡死了,请问大家遇到这样的问题吗?是啥原因呢? ......
yuanguangyi FPGA/CPLD
问下Quartus中怎么调用verilog的系统任务?
Quartus里面写verilog程序可以调用verilog内置的系统任务和函数么?比如$display? 我编译之后,Quartus说Ignoring unsupported system task。查了一下Help, 貌似只有$readmemb(h)是支持的。 ......
cjcnsn 嵌入式系统

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1250  2011  1928  1863  2369  42  1  13  7  20 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved