电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

NCC5003JAGP

产品描述BUSSED RESISTOR NETWORK
文件大小42KB,共1页
制造商CALMIRCO
官网地址http://www.calmicro.com/
下载文档 全文预览

NCC5003JAGP概述

BUSSED RESISTOR NETWORK

文档预览

下载PDF文档
CALIFORNIA MICRO DEVICES
NCC
BUSSED RESISTOR NETWORK
California Micro Devices’ resistor arrays are the hybrid
equivalent to the bussed resistor networks available in
surface-mount packages. The resistors are spaced on
ten mil centers resulting in reduced real estate. These
chips are manufactured using advanced thin film
processing techniques and are 100% electrically
tested and visually inspected.
STANDARD NETWORK SCHEMATIC DIAGRAM
90
Formats
R1
R2
R3
R4
R5
R6
R7
R8
60
Die Size: 90±3 x 60±3 mils
Bonding Pads: 5x7 mils typical
ELECTRICAL SPECIFICATIONS
Parameter
TCR
Operating Voltage
Power Rating (per resistor)
Thermal Shock
High Temperature Exposure
Moisture
Life
Noise
Short Time Overload
Insulation Resistance
–55°C to 125°C
–55°C to 125°C
@ 70°C (Derate linearly to 0@150°C)
Method 107 MIL-STD-202F
100Hrs @ 150°C Ambient
Method 106 MIL-STD-202F
Method 108 MIL-STD-202F (125°C/1000hr)
Method 308 MIL-STD-202F
250k
MIL-R-83401
@25°C
Test Conditions
±100ppm/C
50Vdc
50mw
±0.25%@
∆R
±0.25%
∆R
±0.5%
∆R
±0.5%
∆R
–35dB
–30dB
0.25%
1 x 10
1 2
Max
Max
Max
Max
Max
Max
Max
Max
Max
Max
Min.
M E C H A N I C A L S P E C I F I C AT I O N S
Substrate
Isolation Layer
Backing
Metalization
Passivation
Silicon 10 ±2 mils thick
Si02 10,000Å thick, min
Lapped (gold optional)
Aluminum 10,000Å thick, min
(15,000Å gold optional)
Silicon Nitride
VA L U E S
8 resistors from 100
to 500K
PA C K AG I N G
Two inch square trays of 196 chips maximum is standard.
N OT E S
1. Resistor pattern may vary from one value to another.
PA R T N U M B E R D E S I G N AT I O N
NCC
Series
5003
Value
First 3 digits are
significant value.
Last digit repres-
sents number of
zeros. R indicates
decimal point.
F
Tolerance
D = ±0.5%
F = ±1%
G = ±2%
J = ±5%
K = ±10%
M = ±20%
C0970500
A
TCR
No Letter = ±100ppm
A = ±50ppm
B = ±25ppm
G
Bond Pads
G = Gold
No Letter = Aluminum
W
Backing
W = Gold
L = Lapped
No Letter = Either
P
Ratio
Tolerance
No Letter = 1%
P = 0.5%
© 2000 California Micro Devices Corp. All rights reserved.
6/2/2000
215 Topaz Street, Milpitas, California 95035
Tel: (408) 263-3214
Fax: (408) 263-7846
www.calmicro.com
1
招聘FPGA硬件工程师
要求两年以上工作经验 待遇详谈 联系人: 邓总 13088802561...
blueany 求职招聘
求助:uclinux启动出错
uclinux启动有错误,大虾们帮看看,谢谢! starting uClinux, waiting... Copy kernel from sdram Uncompressing Linux.............................................................Linux ......
aeiou Linux开发
并行块仿真波形的问题
我学习FPGA,照着书上写了个程序。 349384 349385 出现错误,提示verilog 不支持fork语句。各位大神,给看看,如何解决?谢谢! ...
chenbingjy FPGA/CPLD
半导体整流器
4501645015...
wzt 电源技术
实时多任务系统内核分析
实时多任务系统内核分析...
lorant 嵌入式系统
TM4C123GH6PM怎么使用摄像头OV7670?
大神指点一下...
拓磊 微控制器 MCU

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 705  1900  2789  2620  1507  15  16  47  49  45 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved